Advantech IDK2121WNK2FHA2EES, User Manual

Page: 22 / 39

IDK-2121W User Manual 16
3.1 Pixel Format Image
Following figure shows the relationship between input signal and LCD pixel
format.
3.2 Pin Description
The module using a pair of LVDS receiver SN75LVDS82 (Texas Instruments) or com-
patible. LVDS is a differential signal technology for LCD interface and high speed
data transfer device. Transmitter shall be SN75LVDS83 (negative edge sampling) or
compatible. The first LVDS port (RxOxxx) transmits odd pixels while the second
LVDS port (RxExxx) transmits even pixels.
Table 3.1: Pin Description
Pin No. Symbol Description
1 RxO0- Negative LVDS differential data input (Odd data)
2 RxO0+ Positive LVDS differential data input (Odd data)
3 RxO1- Negative LVDS differential data input (Odd data)
4 RxO1+ Positive LVDS differential data input (Odd data)
5 RxO2- Negative LVDS differential data input (Odd data, H-Sync,V-
Sync,DSPTMG)
6 RxO2+ Positive LVDS differential data input (Odd data, H-Sync,V-
Sync,DSPTMG)
7 VSS Power Ground
8 RxOC- Negative LVDS differential clock input (Odd clock)
9 RxOC+ Positive LVDS differential clock input (Odd clock)
10 RxO3- Negative LVDS differential data input (Odd data)
11 RxO3+ Positive LVDS differential data input (Odd data)
12 RxE0- Negative LVDS differential data input (Even data)
13 RxE0+ Positive LVDS differential data input (Even data)
14 VSS Power Ground