Advantech EVA-X4300 User Manual Download Page 29

Page: 29 / 36

EVA-X4300 System Design Guide

Chapter 2

Layout

Guide

2.13

10/100 LAN

Recommended Schematics:

Magnetics Specification:

Magnetics Selection Guide:

Keep the distance between the EVA-X4300 and the RJ-45 connector short
(under 4”).

Route the differential traces, TX±, RX±, TD± & RD±, for

100

Ω

differential

impedance.

Parameters

Specification

Note

Turns Ratio

1CT:1 CT

1CT:1CT

Inductance,

350

Capacitance, pF

DC Resistance,

Ω

0.9

Manufacturer

Part Number

Note

Mingtek

HN16005CG

Summary of Contents for EVA-X4300

Page 1: ...User Manual EVA X4300 System Design Guide ...

Page 2: ...tech is believed to be accurate and reliable However Advantech does not assure any liability arising out of the application or use of this information nor the application or use of any product or circuit described herein neither does it convey any license under its patent rights nor the rights of others Copyright 2008 Advantech Co Ltd All rights reserved Part No 2006X43020 Edition 1 Printed in Tai...

Page 3: ...ine 4 2 2 Package Outline 6 2 3 Signal Arrangement 8 2 4 EVA X4300 Power Requirement 11 2 5 General Layout Rule 11 2 6 Crystal External Oscillator 15 2 7 DDR2 Interface 16 2 8 Switching Power 19 2 9 PCI Interface 20 2 10 USB 2 0 21 2 11 IDE 23 2 12 LPC Interface 24 2 13 10 100 LAN 25 Appendix A References 29 A 1 References 30 ...

Page 4: ...EVA X4300 System Design Guide iv ...

Page 5: ...Chapter 1 1 Overview ...

Page 6: ...n IDE controller and 256 KB flash within a single 581 pin BGA package to form a an SoC System on Chip processor The EVA X4300 integrates comprehensive features and rich I O flexibility within a single System on Chip to reduce board design complexity and shorten product development schedules Taking advantage of ultra low power consumption the EVA X4300 is able to operate in a wide range of temperat...

Page 7: ...Chapter 2 2 Layout Guide ...

Page 8: ...pitch is 1 mm 40 mil There are 6 rows of balls arranged along the edge of the package For 6 layer Ball pad diameter 24 mil Traces width spacing for Signals 5 5 5 mil Trace width for Power and Ground 20 mils Vias PAD Drill diameter for all Signals 14 8 mil Via to via spacing center to center 40 mil Via to pad spacing center to center 30 mil ...

Page 9: ... Power and Ground 20 mils Vias PAD Drill diameter for all Signals 22 12 mil Via to via spacing center to center 40 mil Via to pad spacing center to center 30 mil Note All the Vias must be covered by solder mask To minimize inductance power vias should be as large as possible and take good care of the inadvertently cut of the ground and power planes ...

Page 10: ...EVA X4300 System Design Guide 6 2 2 Package Outline ...

Page 11: ...7 EVA X4300 System Design Guide Chapter 2 Layout Guide ...

Page 12: ...VA X4300 System Design Guide 8 2 3 Signal Arrangement Top View 26 25 24 23 22 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 A B C D E F G H J K L M N P R T U V W Y AA AB AC AD AE AF Pin 1 Corner ...

Page 13: ...R3 15 MD2 MD7 MD11 MD12 MD8 GND_R3 VCC3V VCC3V VCC3V VCC3V GND_R3 14 MD5 DQM0 MD13 DQS0 MD10 VCCK VCCK VCCK VCCK VCCK GND_R3 13 MD6 CS_1 WE_ RAS_ CS_0 VCCK GND_R3 GND_R3 GND_R3 GND_R3 GND_R3 12 MA10 MA6 BA2 BA0 CAS_ BA1 GNDK GNDK GNDK GND_R3 GND_R3 11 MA1 MA5 MA7 MA9 MA11 MA13 GNDK GNDK GNDK GNDK GND_R3 10 MA0 MA3 MA4 VDLL0 GNDDLL0 MA12 GNDK GNDK GNDK GNDK GND_R3 9 SDRAM CLKN SDRAM CLKP MA2 VDLL1 ...

Page 14: ...PIO_P0_ 5 GPIO_P0_ 3 18 Vss_io Vss_io Vss_core Vss_io Vss_io GPIO_P0_ 6 GPIO_P1_ 1 GPIO_P0_ 1 GPIO_P0_ 0 GPIO_P0_ 4 GPIO_P0_ 2 17 Vdd_io Vss_io Vss_core Vss_core KBDATA A20GATE_ SD3 IOR_ GPCS0_ GPCS1_ SD15 SD14 16 Vdd_io Vss_io Vss_io Vss_core MSDATA LA20 LA18 LA23 LA19 DRQ7 SD12 15 VCC3V Vdd_io Vss_io Vss_core MSCLK SD4 IRQ9 SD2 SD6 LA21 SD11 14 VCC3V Vdd_io Vss_io Vss_core KBCLK_K BRST_ IOCHCK_ ...

Page 15: ...ock generation circuitry 6 The voltage rating of the bulk capacitors should be 50 higher than the actual voltage level to prevent self destruction and or voltage surge 7 For decoupling of DDR2 interface please check the DDR2 section for more details 8 In digital circuits conductors may be treated as transmission lines if the propa gation time Tdelay is equal to or greater than the pulse transition...

Page 16: ... the signal plane above a solid ground plane on a multi layer board 13 If clock high speed signals must make a layer jump route ground trace adja cent to the signals and connect both ends of the ground trace to the GND plane to form a RF return path of the signals 14 The split power planes may cause serious EMI and signal integrity problems for high speed signals which run adjacent to the power pl...

Page 17: ...be isolated from the digital ground and power planes A clean or quiet ground must be located at the point where interconnects leave the system Connect Bridge those grounds with only one connection Only those signals required for operation or interconnect can run into the isolated area ...

Page 18: ...tors should connect to the same supply VCCO of DRAM interface That is For detail of power on straps function please refer to the EVA X4300 data sheet 22 Do follow the power on sequence to prevent excessive current from the power supplies during power up and power down periods Power up core supply VDD_CORE and then power up the I O supply DVDD Power down I O supply DVDD and then power down the core...

Page 19: ...of the crystal to EVA X4300 as SHORT as possible When use external crystal with EVA X4300 internal oscillation circuitry to work as clock oscillator be sure to put all the related components close to EVA X4300 chip The ground area under the crystal circuitry should be physically insolated from system ground plane with only a small bridge between them for signals crossing This isolation prevents no...

Page 20: ...A 1 12989 16 MA 2 8745 03 MA 3 10321 07 MA 4 10173 85 MA 5 11728 8 MA 6 12466 29 MA 7 11480 64 MA 8 7638 44 MA 9 10753 84 MA 10 13659 62 MA 11 9367 04 MA 12 7999 4 MA 13 8948 06 MD 0 12939 2 MD 1 12379 26 MD 2 12218 38 MD 3 12868 28 MD 4 13327 88 MD 5 11731 55 MD 6 11817 28 MD 7 11681 94 MD 8 11494 07 MD 9 10379 54 MD 10 10577 86 MD 11 11902 14 MD 12 11610 42 MD 13 10048 32 MD 14 10981 68 MD 15 12...

Page 21: ...e DDR2 region 9 All signals avoid crossing over an unrelated plane or different power plane Six or more layers of PCB could eliminate these problems by routing DDR2 signals in the layer that is adjacent to the ground plane s 10 Rout traces with minimal layer transitions and minimize the total number of turns and vias 11 Decoupling capacitors are critical to the reliable operation of the DDR2 inter...

Page 22: ... resistors can be placed close to the DDR2 devices 18 The decoupling capacitors for VREF are intended to reduce AC noise Place one each at the divider and every VREF input of the DDR2 s 19 Recommended Terminations for DDR2 interface Signal Impedance Ω Value Ω Note Clock Differential 90 33 Near EVA X4300 DQS Near DDR2 A 0 13 BA 0 2 Controls 60 Near EVA X4300 DQM DQ 0 15 Near DDR2 MD 0 15 Near EVA X...

Page 23: ...rent power plane c Route traces with minimal layer transitions and minimize the total number of turns vias 2 8 Switching Power 1 Please check section 2 3 and DDR2 data sheet for the detailed power require ments of the DDR2 system 2 In a step down switching regulator the input bypass capacitor the main power switch and the freewheeling diode carry discontinuous currents with high dt di For jitter f...

Page 24: ...nterface 1 We highly recommend reserve terminations for ALL PCI signals It is much easier to remove terminations than adding them after the PCB has been found to fail EMI 2 The trace length for all PCI signals must be limited to 7 inches 3 The trace length for PCI Clocks must be short for on board PCI devices to mini mize the clock skew 4 The PCI clock traces should be parallel to their reference ...

Page 25: ...nes 2 10 USB 2 0 1 Route the Hi Speed USB differential pairs over continuous ground or power planes Avoid crossing anti etch areas and any breaks in the inter nal planes plane splits 2 Avoid placing a series of vias near the DP and DM lines as these will create break areas in the ground plane below 3 Avoid routing the USB differential pairs near I O connectors signal headers crystals oscillators m...

Page 26: ...REXT0 1 to keep from interference and coupling 12 Provide a good path from the USB connector shell to the chassis ground 13 Maintain the maximum possible distance between Hi Speed USB differential pairs high speed or lows peed clock and non periodic signals The minimum recommended distances are as follows 20 mils between the DP and DM traces and low speed non periodic signal traces 50 mils between...

Page 27: ... be serial terminated Place the termination resistors for A 0 2 CS 0 1 IOR IOW and DACK near EVA X4300 Place the termina tion resistors for D 0 15 DRQ IORDY and IRQ near IDE connector 3 The termination value should be optimized to compensate for transceiver and trace impedance to match the characteristic cable impedance 4 The 28th pin of IDE connectors CSEL should be pulled low 5 Signals in the sa...

Page 28: ... LPC interface is to replace ISA interface serving as a bus interface between the system processor and peripherals e g LPC super I O chip Many of the signals are the same as signals found on the PCI interface Data transfer on the LPC bus is serialized over a 4 bit bus Route the LPC signals with the PCI design rule ...

Page 29: ...n Guide 4 Keep the distance between the EVA X4300 and the RJ 45 connector short under 4 5 Route the differential traces TX RX TD RD for 100 Ω differential impedance Parameters Specification Note Tx Rx Turns Ratio 1CT 1 CT 1CT 1CT Inductance μH 350 350 Capacitance pF 15 15 DC Resistance Ω 0 9 0 9 Manufacturer Part Number Note Mingtek HN16005CG ...

Page 30: ...h is isolated from the ground plane of the input side of transformer and EVA X4300 Connect this quiet ground plane to system ground with only one connection bridge Do NOT run any signal into this iso lated area 14 The moat to isolate the quiet ground should be at least 100 mil 15 Avoid laying power and ground planes underneath the magnetic to enhance EMI 16 Provide a good path from the RJ 45 conne...

Page 31: ...27 EVA X4300 System Design Guide Chapter 2 Layout Guide 21 Avoid over damping which affects LAN stability It is recommend to place 51 ohm and 22 pF from PCI AD0 AD3 ...

Page 32: ...EVA X4300 System Design Guide 28 ...

Page 33: ...Appendix A A References ...

Page 34: ...PCI Local Bus Specification rev 2 2 3 EMC and the Printed Circuit Board Mark I Montrose 4 High speed Digital Design Howard W Johnson PH D 5 Noise reduction Techniques in the Electronic System Henry W Ott 6 Printed Circuit Board design Techniques for EMC Compliance Mark I Mon trose ...

Page 35: ...31 EVA X4300 System Design Guide Appendix A References ...

Page 36: ...ations are subject to change without notice No part of this publication may be reproduced in any form or by any means electronic photocopying recording or otherwise without prior written permis sion of the publisher All brand and product names are trademarks or registered trademarks of their respective companies Advantech Co Ltd 2008 ...

Search results

Summary of Contents for EVA-X4300

Reviews:

Related manuals for EVA-X4300

Brands by name

Popular brands

Advantech EVA-X4300, User Manual

Search results

Summary of Contents for EVA-X4300

Reviews:

Related manuals for EVA-X4300

Brands by name

Popular brands