6
Specifications
2.2 Intel® Ethernet Controller X540-AT2
The following section describes the features and functions of
Intel® Ethernet Controller X540-AT2
X
10 GbE/1 GbE/100 Mb/s copper PHYs integrated on-chip
X
Support for jumbo frames of up to 15.5 KB
X
Flow control support: send/receive pause frames and
receive
X
FIFO thresholds
X
Statistics for management and RMON
X
802.1q VLAN support
X
TCP segmentation offload: up to 256 KB
X
IPv6 support for IP/TCP and IP/UDP receive checksum
offload
X
Fragmented UDP checksum offload for packet reassembly
X
Message Signaled Interrupts (MSI)
X
Message Signaled Interrupts (MSI-X)
X
Interrupt throttling control to limit maximum interrupt rate
and improve CPU usage
X
Flow Director (16 x 8 and 32 x 4)
X
128 transmit queues
X
Receive packet split header
X
Receive header replication
X
Dynamic interrupt moderation
X
DCA support
X
TCP timer interrupts
X
No snoop
X
Relaxed ordering
X
Support for 64 virtual machines per port (64 VMs x 2
queues)
X
Support for Data Center Bridging (DCB);(802.1Qaz,
X
802.1Qbb, 802.1p)
X
PCIe base specification 2.1 (2.5GT/s or 5GT/s)
X
Bus width - x1, x2, x4, x8
Summary of Contents for XMC-E540
Page 6: ...vi Preface This page intentionally left blank...
Page 8: ...viii This page intentionally left blank...
Page 10: ...x List of Figures This page intentionally left blank...
Page 12: ...xii List of Tables This page intentionally left blank...
Page 16: ...4 Introduction This page intentionally left blank...
Page 20: ...8 Specifications This page intentionally left blank...
Page 24: ...12 Board Interfaces This page intentionally left blank...