ADLINK Technology LEC-iMX6, Technical Reference

Page: 31 / 36

Interface Signals 25
LEC-iMX6
4.2 Debug (DB40)
Table 4-2 lists the pin signals of the CN2 connector, which provides 40 pins, 1 row, consecutive
sequence with 0.02" (0.50mm) pitch.
P156 VDD_IN (Module power input voltage -
3.0V min to 5.25V max) S157 TEST# (Held low by Carrier to invoke
Module vendor specific test function(s).
Pulled up on Module. Driven by OD part on
Carrier.)
S158 GND
Table 4-2: Debug Interface Signals (CN2)
Pin # Signal Interface
1 RESVD
2 SMC_STATUS SMC Debug
3 Not Connected SMC Debug
4 SEL_U-BOOT SMC Debug
5 POSTWDT_DIS# SMC Debug
6 SUS_S5# Test Point
7 SUS_S4# Test Point
8 SUS_S3# Test Point
9 CB_PWROK Test Point
10 CB_RESET# Test Point
11 SYS_RESET# Test Point
12 PWRBTN# Test Point
13 SMC_OCD0B SMC Program
14 SMC_OCD0A SMC Program
15 SMC_CLK SMC Program
16 SMC_DATA SMC Program
17 SMC_RESET_IN# SMC Program
18 SMC_FLMD0 SMC Program
19 SMC_RXD6 SMC Program
20 SMC_TXD6 SMC Program
21 GND
22 3V3_DUAL SMC Program
23 3V3_SMC1 SMC Program
24 Not Connected
25 Not Connected
26 LPC_AD2 LPC Debug Card
27 LPC_AD3 LPC Debug Card
28 LPC_FRAME# LPC Debug Card
29 CLK33_LPC LPC Debug Card
30 RST# LPC Debug Card
31 Not Connected
32 Not Connected
33 LPC_3V3 LPC Debug Card
34 SPI_U-BOOT_CLK SPI Program
35 SPI_U-BOOT_MOSI SPI Program
36 SPI_U-BOOT_MISO SPI Program
Table 4-1: SMARC P-S Connector (J1) Signal Descriptions (Continued)