Chapter 4
59
2Eh
Reserved
2Fh
Rederved
30h
Reserved
31h
Reserved
32h
Reserved
33h
Reset keyboard if Early_Reset_KB is defined e.g. Winbond 977
series Super I/O chips. See also POST 63h
34h
Reserved
35h
Test DMA Channel 0
36h
Reserved
37h
Test DMA Channel 1
38h
Reserved
39h
Test DMA page registers
3Ah
Reserved
3Bh
Reserved
3Ch
Test 8254
3Dh
Reserved
3Eh
Test 8259 interrupt mask bits for channel 1
3Fh
Reserved
40h
Test 8259 interrupt mask bits for channel 2
41h
Reserved
42h
Reserved
43h
Test 8259 functionality
44h
Reserved
45h
Reserved
46h
Reserved
47h
Initialize EISA slot
48h
Reserved
49h
1. Calculate total memory by testing the last double word of each
64K page.
2. Program write allocation for AMD K5 CPU.
4Ah
Reserved
4Bh
Reserved
4Ch
Reserved
4Dh
Reserved
4Eh
1. Program MTRR of M1 CPU
2. Initialize L2 cache for P6 class CPU & program CPU with proper
cacheable range.
3. Initialize the APIC for P6 class CPU.
4. On MP platform, adjust the cacheable range to smaller one in
case the cacheable ranges between each CPU are not identical.
4Fh
Reserved
50h
Initialize USB Keyboard & Mouse
51h
Reserved
52h
Test all memory (clear all extended memory to 0)
Checkpoint
Description
Summary of Contents for AcerPower F2
Page 6: ...VI ...
Page 33: ...Chapter 2 25 ...
Page 78: ...70 Chapter 4 ...
Page 88: ...80 Chapter 5 ...
Page 90: ...82 Chapter 6 AcerPower F2 Exploded Diagram ...
Page 96: ...88 Chapter 6 ...
Page 98: ...90 Appendix A ...
Page 104: ...96 Appendix C ...