BIOS Setup
3-15
3-4. Advanced Chipset Features
DRAM Timing Selectable:
This item sets the optimal timings for the following four items, depending on the memory module you are
using. The default setting “By SPD” configures these four items by reading the contents in the SPD
(Serial Presence Detect) device. The EEPROM on the memory module stores critical parameter
information about the module, such as memory type, size, speed, voltage interface, and module banks.
CAS Latency Time:
This item controls the latency between the DRAM read command and the time that the data becomes
actually available.
Act to Precharge Delay:
This item controls the number of DRAM clocks used for the DRAM parameters.
DRAM RAS# to CAS# Delay
This item controls the latency between the DRAM active command and the read/write command.
DRAM RAS# Precharge:
This item controls the idle clocks after issuing a precharge command to the DRAM.
Memory Hole At 15M-16M:
When set to [Enabled], the memory address space at 15M-16M will be reserved for ISA expansion cards
that specifically requires this setting. This makes the memory from 15MB and up unavailable to the
system. Leave this item to its default setting.
User’s Manual
Summary of Contents for Fatal1ty AA8XE
Page 9: ...Introduction 1 5 1 3 Layout Diagram User s Manual ...
Page 10: ...1 6 Chapter 1 For more information www abit com tw Fatal1ty AA8XE ...
Page 36: ...2 26 Chapter 2 For more information www abit com tw Fatal1ty AA8XE ...
Page 64: ...A 2 Appendix A For more information www abit com tw Fatal1ty AA8XE ...
Page 68: ...C 2 Appendix C For more information www abit com tw Fatal1ty AA8XE ...
Page 70: ...D 2 Appendix D For more information www abit com tw Fatal1ty AA8XE ...
Page 72: ...E 2 Appendix E For more information www abit com tw Fatal1ty AA8XE ...
Page 74: ...F 2 Appendix F For more information www abit com tw Fatal1ty AA8XE ...
Page 80: ...G 6 Appendix G For more information www abit com tw Fatal1ty AA8XE ...