![background image](http://html1.mh-extra.com/html/aaeon/tks-g21-cv05/tks-g21-cv05_manual_3363166049.webp)
E m b e d d e d B o x
T K S - G 2 1 - C V 0 5
Appendix A Programming the Watchdog Timer
A-10
Set_Logic_Device proc near
push ax
push cx
xchg al,cl
mov cl,07h
call Superio_Set_Reg
pop cx
pop ax
ret
Set_Logic_Device endp
;Select 02Eh->Index Port, 02Fh->Data Port
Cfg_Port DB 087h,001h,055h,055h
DW 02Eh,02Fh
END Main
Note: Interrupt level mapping
0Fh-Dh: not valid
0Ch: IRQ12
.
.
03h: IRQ3
02h: not valid
01h: IRQ1
00h: no interrupt selected
Summary of Contents for TKS-G21-CV05
Page 18: ...Embedded Box T K S G 2 1 C V 0 5 Chapter 2 Quick Installation Guide 2 4 Solder Side...
Page 32: ...Embedded Box T K S G 2 1 C V 0 5 Chapter 3 AMI BIOS Setup 3 1 AMI Chapter 3 BIOS Setup...
Page 50: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 1 I O Information Appendix B...
Page 51: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 2 B 1 I O Address Map...
Page 52: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 3...
Page 53: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 4 B 2 1st MB Memory Address Map...
Page 54: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 5 B 3 IRQ Mapping Chart...
Page 55: ...Embedded Box T K S G 2 1 C V 0 5 Appendix B I O Information B 6 B 4 DMA Channel Assignments...
Page 56: ...Embedded Box T K S G 2 1 C V 0 5 Appendix C AHCI Setting C 1 AHCI Setting Appendix C...
Page 58: ...Embedded Box T K S G 2 1 C V 0 5 Appendix C AHCI Setting C 3 Step 3 Setup OS Step 4 Press F6...
Page 61: ...Embedded Box T K S G 2 1 C V 0 5 Appendix D Digital I O D 1 Digital I O Appendix D...