Aaeon GENE-BT05, User Manual

Page: 115 / 132

Appendix A – Watchdog Timer Programming 101
Su
bco
mp
act
Bo
ar
d
G
ENE
-BT
05
A.1 Watchdog Timer Registers
Table 1 : Watch dog relative IO address
I/O Base
Address
Default Value Note
0xA00 I/O Base address for Watchdog operation.
This address is assigned by SIO LDN7, register
0x60
‐
0x61.
Table 2 : Watchdog relative register table
Register Offset BitNum Value Note
Watchdog
WDTRST#
Enable
0x00 7 1 Enable/Disable
time out output via WDTRST#
0: Disable
1: Enable
Pulse Width 0x05 0:1 01 Width of Pulse signal
00: 1ms (do not use)
01: 25ms
10: 125ms
11: 5s
Pulse width is must longer than
16ms.
Signal Polarity 0x05 2 0 0: low active
1: high active
Must set this bit to 0
Counting Unit 0x05 3 0 Select time unit.
0: second
1: minute