background image

M i n i - I T X  

E M B - Q M 8 7 A

 

 

 

                                            Appendix E Electrical Specifications for I/O Ports

 D-5

                       

************************************************************************************ 

//

 

Digital

 

Output

 

control

 

relative

 

definition

 

(Please

 

reference

 

to

 

Table

 

3)

 

#define

 

byte

   

DOutput1LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note27

 

#define

 

byte

   

DOutput1Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note28

 

#define

 

byte

   

DOutput1Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note29

 

#define

 

byte

   

DOutput1Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note30

 

#define

 

byte

   

DOutput2LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note31

 

#define

 

byte

   

DOutput2Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note32

 

#define

 

byte

   

DOutput2Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note33

 

#define

 

byte

   

DOutput2Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note34

 

#define

 

byte

   

DOutput3LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note35

 

#define

 

byte

   

DOutput3Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note36

 

#define

 

byte

   

DOutput3Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note37

 

#define

 

byte

   

DOutput3Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note38

 

#define

 

byte

   

DOutput4LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note39

 

#define

 

byte

   

DOutput4Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note40

 

#define

 

byte

   

DOutput4Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note41

 

#define

 

byte

   

DOutput4Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note42

 

#define

 

byte

   

DOutput5LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note43

 

#define

 

byte

   

DOutput5Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note44

 

#define

 

byte

   

DOutput5Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note45

 

#define

 

byte

   

DOutput5Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note46

 

#define

 

byte

   

DOutput6LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note47

 

#define

 

byte

   

DOutput6Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note48

 

#define

 

byte

   

DOutput6Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note49

 

#define

 

byte

   

DOutput6Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note50

 

#define

 

byte

   

DOutput7LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note51

 

#define

 

byte

   

DOutput7Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note52

 

#define

 

byte

   

DOutput7Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note53

 

#define

 

byte

   

DOutput7Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note54

 

#define

 

byte

   

DOutput8LDN

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note55

 

#define

 

byte

   

DOutput8Reg

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note56

 

#define

 

byte

   

DOutput8Bit

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note57

 

#define

 

byte

   

DOutput8Val

   

//

 

This

 

parameter

 

is

 

represented

 

from

 

Note58

 

************************************************************************************

Summary of Contents for EMB-QM87A

Page 1: ...el 4th Generation CoreTM i7 i5 Celeron Processor Mini ITX Gigabit Ethernet 4 USB2 0 6 USB3 0 6 COM 4 SATA 6 0Gb s 2 SATA 3 0 Gb s Support RAID 0 1 5 10 1 PCI E x16 1 Mini PCIe socket 1 Optional TPM EMB QM87A Manual 1st Ed February 10th 2014 ...

Page 2: ...manual is intended to be accurate and reliable However the original manufacturer assumes no responsibility for its use or for any infringements upon the rights of third parties that may result from its use The material in this document is for product information only and is subject to change without notice While reasonable efforts have been made in the preparation of this document to assure its ac...

Page 3: ...oreTM and Celeron are trademarks of Intel Corporation z Microsoft Windows is a registered trademark of Microsoft Corp z ITE is a trademark of Integrated Technology Express Inc z IBM PC AT PS 2 and VGA are trademarks of International Business Machines Corporation z SoundBlaster is a trademark of Creative Labs Inc Please be notified that all other products name or trademarks not be mentioned above a...

Page 4: ...rd please make sure that the following materials have been shipped z 1 Jumper Cap z 1 SATA Cable 7P z 1 SATA PWR Cable 4P z 1 Back I O Shield z 1 Product DVD ROM z 1 EMB QM87A If any of these items should be missing or damaged please contact your distributor or sales representative immediately iii ...

Page 5: ...al Drawing 2 5 2 4 List of Jumpers 2 7 2 5 List of Connectors 2 7 2 6 Setting Jumpers 2 9 2 7 AT ATX Select CN13 2 10 2 8 Clear ME CN16 2 10 2 9 Clear PCH CMOS CN17 2 10 2 10 LVDS Setting Inverter Voltage Selection CN20 2 10 2 11 DDR3L Voltage Select JP1 2 11 2 12 COM1 Ring 5V 12V Select JP2 2 11 2 13 Front Panel Pin Header FP1 2 11 2 14 VGA Port Connector VGA1 2 12 2 15 HDMI Port Connector HDMI1 ...

Page 6: ... 20 USB Connector USB1 USB2 2 18 2 24 SATA Port Connector SATA1 6 2 18 2 25 LVDS Connector LVDS1 2 19 2 26 LVDS Inverter Power Wafer CN21 2 20 Chapter 3 AMI BIOS Setup 3 1 System Test and Initialization 3 2 3 2 AMI BIOS Setup 3 3 Chapter 4 Driver Installation 4 1 Installation 4 3 Appendix A Programming The Watchdog Timer A 1 Watchdog Timer Initial Program A 2 Appendix B I O Information B 1 I O Add...

Page 7: ...8 7 A Appendix C Mating Connector C 1 List of Mating Connectors and Cables C 2 Appendix D Electrical Specifications for I O Ports D 1 DIO Programming D 2 D 2 Digital I O Register D 3 D 3 Digital I O Sample Program D 4 vi ...

Page 8: ...Mini ITX E M B Q M 8 7 A Chapter 1 General Information 1 1 Chapter General 1 Information ...

Page 9: ...s provide ample storages With dual Gigabit Ethernet six COM ports six USB3 0 and four USB2 0 the EMB QM87A meets the requirements of today s demanding applications Display requirements are met with an abundance of interfaces such as VGA HDMI and LVDS The graphic engine adopts 4th Generation Intel Core i7 i5 Celeron integrated graphics engine Gen 8 DX11 1 OpenGL 3 2 OpenCL 1 2 to offer high definit...

Page 10: ...Mini ITX E M B Q M 8 7 A Chapter 1 General Information 1 3 applications that require high performance and high reliability ...

Page 11: ...i5 Celeron QM87 z 204 pin Dual channel DDR3L 1333 1600 MHz SODIMM x 2 Up to 16 GB z Gigabit Ethernet x 2 z Dual Display Version Dual 24 bit LVDS VGA HDMI Three Display Version 3 x HDMI or 2 x HDMI VGA or 2 x HDMI 24bit LVDS z SATA 6 0Gb s x 4 SATA 3 0Gb s x 2 Support RAID 0 1 5 10 z USB2 0 x 4 USB3 0 x 6 COM x 6 z PCI Express x16 x 1 Mini PCIe socket x 1 Optional TPM x 1 ...

Page 12: ...ernet Connection I217 LM 10 100 1000Mb LANs RJ 45 X1 LAN2 Realtek RTL 8111E 10 100 1000Mb LANs RJ 45 X1 z BIOS AMI BIOS 128Mbit SPI ROM z Wake On LAN Yes z Watchdog Timer Reset 1 sec 255 steps programmable z H W Status Monitoring System temperature voltage and cooling fan status monitoring z Expansion Interface PCI E3 0 x16 x 1 Mini PCIe socket x 1 Optional TPM x 1 z Battery Lithium Battery z Powe...

Page 13: ...n QM87 4th Generation Intel Core i7 i5 Celeron integrated graphics engine Gen 8 DX11 1 OpenGL 3 2 OpenCL 1 2 z Memory Shared system memory up to 256MB z Resolution Up to 4096 x 2304 24Hz for 1st HDMI Up to 4096 x 2304 24Hz for 2nd HDMI Up to 3840 x 2160 60Hz for 3rd HDMI Up to 1920 x 1200 60Hz for VGA Up to 3200 x 2000 60Hz for LVDS z Output Interface Dual channel 24 bit LVDS HDMI VGA I O Fintek F...

Page 14: ...B Q M 8 7 A Chapter 1 General Information 1 7 5 12V RING by jumper on pin 9 z USB USB3 0 x 6 USB2 0 x 4 z PS 2 Port Keyboard x 1 Mouse x 1 z Digital I O 8 bit programmable 4 in 4 out z Audio Line in Mic in Line out ...

Page 15: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 1 Chapter Quick Installation 2 Guide ...

Page 16: ...le the power is on because a sudden rush of power can damage sensitive electronic components Always ground yourself to remove any static charge before touching the board Modern electronic devices are very sensitive to static electric charges Use a grounding wrist strap at all times Place all electronic components on a static dissipative surface or in a static shielded bag when they are not in the ...

Page 17: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 3 2 2 Location of Connectors and Jumpers Component Side ...

Page 18: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 4 Solder Side ...

Page 19: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 5 2 3 Mechanical Drawing Component Side ...

Page 20: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 6 Solder Side ...

Page 21: ...TX Select CN16 Clear ME CMOS CN17 Clear PCH CMOS CN20 LVDS Setting JP1 DDR3L Voltage Select JP2 COM1 Ring 5V 12V Select 2 5 List of Connectors The board has a number of connectors that allow you to configure your system to suit your application The table below shows the function of each of the board s connectors Label Function FP1 Front Panel Connector VGA1 CRT_VGA Port HDMI1 3 HDMI Port Connector...

Page 22: ...eader CN18 Debug Port Connector CN21 LVDS Inverter Power Wafer CN22 8 pin DC IN Power Connector CN23 CN24 10 100 1000 Base Ethernet Connector USB3 0 Connector CN25 PS 2 keyboard Mouse Connector CN26 MINI PCIE SLOT AUDIO1 Audio Lin in Lin out MIC DIMM1 DIMM2 DDR3L SODIMM Slot USB1 USB2 USB2 0 Port Pin Header SATA1 2 5 6 SATA 3 Connector SATA 3 4 SATA 2 Connector PCIE1 PCI Ex16 Slot LVDS1 LVDS Conne...

Page 23: ...em To close a jumper you connect the pins with the clip To open a jumper you remove the clip Sometimes a jumper will have three pins labeled 1 2 and 3 In this case you would connect either pins 1 and 2 or 2 and 3 1 2 3 Open Closed Closed 2 3 A pair of needle nose pliers may be helpful when working with jumpers If you have any doubts about the best hardware configuration for your application contac...

Page 24: ... Default 2 3 AT 2 8 Clear ME CN16 CN16 Function 1 2 Normal Default 2 3 Clear CMOS 2 9 Clear PCH CMOS CN17 CN17 Function 1 2 Normal Default 2 3 Clear CMOS 2 10 LVDS Setting Inverter Voltage Selection CN20 LVDS Panel Voltage Select CN20 Function 1 3 5V 3 5 3 3V Default LVDS Inverter Voltage Select CN20 Function ...

Page 25: ...trol CN20 Function 8 10 Voltage Mode Default 10 12 PWM Mode 2 11 DDR3L Voltage Select JP1 CN13 Function 1 2 1 35V Default OFF 1 5V 2 12 COM1 Ring 5V 12V Select JP2 JP5 Function 1 2 12V 3 4 Ring Default 5 6 5V 2 13 Front Panel Pin Header FP1 Pin Signal Pin Signal 1 Power On Button 2 Power On Button 3 HDD LED 4 HDD LED ...

Page 26: ...ch 10 Reset Switch Note The max rating of pin1 2 3 4 7 8 is 0 25A 5V 2 14 VGA Port Connector VGA1 Pin Signal Pin Signal 1 Red 2 Green 3 Blue 4 N C 5 GND 6 GND 7 GND 8 GND 9 5V_CRT 10 GND 11 CRT_PLUG 12 DDC_DATA 13 CRT_OHSYNCF 14 CRT_OVSYNCF 15 DDC_CLK Note The max rating of pin9 is 1 5A 5V 2 15 HDMI Port Connector HDMI1 3 ...

Page 27: ...l Pin Signal 1 DATA2_P 2 GND 3 DATA2_N 4 N C 5 GND 6 DATA1_P 7 DATA0_P 8 DATA1_N 9 DATA0_N 10 GND 11 GND 12 CLK_P 13 N C 14 CLK_N 15 DDC_CLK 16 N C 17 GND 18 DDC_DATA 19 HPD 20 2 16 COM Port Connector COM1 RS 232 Pin Signal Pin Signal 1 DCD1 2 RXD1 3 TXD1 4 DTR1 5 GND 6 DSR1 ...

Page 28: ...gnal Pin Signal 1 RS422_TX 2 RS422_RX 3 RS422_TX 4 RS422_RX 5 GND 6 NC 7 NC 8 NC 9 NC 5V 12V 10 RS 485 Pin Signal Pin Signal 1 RS485_D 2 NC 3 RS485_D 4 NC 5 GND 6 NC 7 NC 8 NC 9 NC 5V 12V 10 Note The max rating of pin9 is 1A 5V 12V 2 17 COM Port Box Header COM2 6 Pin Signal Pin Signal 1 DCD 2 RXD 3 TXD 4 DTR ...

Page 29: ... max rating of pin9 is 1A 5V 12V 2 18 Digital I O Pin Header DIO1 Pin Signal Pin Signal 1 IN0 2 IN1 3 IN2 4 IN3 5 OUT0 6 OUT1 7 OUT2 8 OUT3 9 3 3V 10 GND Note The max rating of pin9 is 0 5A 3 3V 2 27 SATA Power Wafer CN3 CN10 Pin Signal Pin Signal 1 12V 2 GND 3 GND 4 5V Note The max rating of pin1 is 1 A 12V ...

Page 30: ... of pin5 is 1 A 5V 2 22 4 PIN Fan Wafer CN9 CN6 Pin Signal Pin Signal 1 GND 2 12V 3 FAN_TAC 4 FAN_CTL Note The max rating of pin2 is 1A 12V 2 23 8 pin DC IN Power Connector Power CN22 Pin Signal Pin Signal 1 GND 2 GND 3 GND 4 GND 5 12V 6 12V 7 12V 8 12V 2 21 USB3 0 Box Header CN23 ...

Page 31: ... 3 P1_SSRX 4 GND 5 P1_SSTX 6 P1_SSTX 7 GND 8 P1_D 9 P1_D 10 N C 11 P2_D 12 P2_D 13 GND 14 P2_SSTX 15 P2_SSTX 16 GND 17 P2_SSRX 18 P2_SSRX 19 5V_USB 20 N C Note The max rating of pin1 is 0 9A 5V The max rating of pin19 is 0 9A 5V 2 19 PS 2 keyboard Mouse Connector CN25 Pin Signal Pin Signal 1 KB_DATA 2 N C ...

Page 32: ...MS_CLK 12 N C Note The max rating of pin4 is 0 275A 5V The max rating of pin10 is 0 275A 5V 2 20 USB Connector USB1 USB2 Pin Signal Pin Signal 1 5V_USB 2 GND 3 USB1_N 4 GND 5 USB1_P 6 USB2_P 7 GND 8 USB2_N 9 GND 10 5V_USB Note The max rating of pin 1 is 0 5A 5V The max rating of pin 10 is 0 5A 5V 2 24 SATA Port Connector SATA1 6 ...

Page 33: ...S Connector LVDS1 Pin Signal Pin Signal 1 BKLT_EN 2 BKLT_CTRL 3 LVDSVCC 4 GND 5 LVDS1_CLK 6 LVDS1_CLK 7 LVDSVCC 8 GND 9 LVDS1_DATA0 10 LVDS1_DATA0 11 LVDS1_DATA1 12 LVDS1_DATA1 13 LVDS1_DATA2 14 LVDS1_DATA2 15 LVDS1_DATA3 16 LVDS1_DATA3 17 LVDS_DDC_DATA 18 LVDS_DDC_CLK 19 LVDS2_DATA0 20 LVDS2_DATA0 21 LVDS2_DATA1 22 LVDS2_DATA1 23 LVDS2_DATA2 24 LVDS2_DATA2 ...

Page 34: ...e 2 20 25 LVDS2_DATA3 26 LVDS2_DATA3 27 LVDSVCC 28 GND 29 LVDS2_CLK 30 LVDS2_CLK Note The max rating of pin3 7 is 2A 5V 3 3V 2 26 LVDS Inverter Power Wafer CN21 Pin Signal Pin Signal 1 12V 5V 2 VCON 3 GND 4 GND 5 INV_EN Note The max rating of pin1 is 2A 12V 5V ...

Page 35: ...uirements 产品中有毒有害物质或元素名称及含量 AAEON Main Board Daughter Board Backplane 有毒有害物质或元素 部件名称 铅 Pb 汞 Hg 镉 Cd 六价铬 Cr VI 多溴联苯 PBB 多溴二苯醚 PBDE 印刷电路板 及其电子组件 外部信号 连接器及线材 O 表示该有毒有害物质在该部件所有均质材料中的含量均在 SJ T 11363 2006 标准规定的限量要求以下 X 表示该有毒有害物质至少在该部件的某一均质材料中的含量超出 SJ T 11363 2006 标准规定的限量要求 备注 此产品所标示之环保使用期限 系指在一般正常使用状况下 ...

Page 36: ...Mini ITX E M B Q M 8 7 A Chapter 2 Quick Installation Guide 2 22 ...

Page 37: ...E M B Q M 8 7 A Chapter 3 AMI BIOS Setup 3 1 Chapter AMI 3 BIOS Setup ...

Page 38: ...BIOS NVRAM If system configuration is not found or system configuration data error is detected system will load optimized default and re boot with this default system configuration automatically There are four situations in which you will need to setup system configuration 1 You are starting your system for the first time 2 You have changed the hardware attached to your system 3 The system configu...

Page 39: ...up information when the power is turned off Entering Setup Power on the computer and press Del or F2 immediately This will allow you to enter Setup Main Set the date use tab to switch between date elements Advanced Enable disable boot option for legacy network devices Chipset Host bridge parameters Boot Enables disable quiet boot option Security Set setup administrator password Save Exit Exit syst...

Page 40: ...E M B Q M 8 7 A Setup Menu Setup submenu Main Chapter 3 AMI BIOS Setup 3 4 ...

Page 41: ...E M B Q M 8 7 A Setup submenu Advanced Chapter 3 AMI BIOS Setup 3 5 ...

Page 42: ...E M B Q M 8 7 A Super IO Configuration Chapter 3 AMI BIOS Setup 3 6 ...

Page 43: ... Disabled Enabled Enable or Disable Serial Port COM RS232 RS422 Device Mode RS485 Select working model Auto IO 3F8h IRQ 4 IO 3F8h IRQ 3 4 IO 2F8h IRQ 3 4 IO 3E8h IRQ 3 4 Serial Port IO 2E8h IRQ 3 4 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 7 ...

Page 44: ...ptions summary Disabled Serial Port Enabled Enable or Disable Serial Port COM Auto IO 2F8h IRQ 3 IO 3F8h IRQ 3 4 IO 2F8h IRQ 3 4 IO 3E8h IRQ 3 4 Serial Port IO 2E8h IRQ 3 4 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 8 ...

Page 45: ...Options summary Disabled Serial Port Enabled Enable or Disable Serial Port COM Auto IO 3E8h IRQ 10 IO 3E8h IRQ 10 IO 2E8h IRQ 10 IO 2D0h IRQ 10 Serial Port IO 2C0h IRQ 10 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 9 ...

Page 46: ...Options summary Disabled Serial Port Enabled Enable or Disable Serial Port COM Auto IO 2E8h IRQ 10 IO 3E8h IRQ 10 IO 2E8h IRQ 10 IO 2D0h IRQ 10 Serial Port IO 2C0h IRQ 10 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 10 ...

Page 47: ...Options summary Disabled Serial Port Enabled Enable or Disable Serial Port COM Auto IO 2D0h IRQ 10 IO 3E8h IRQ 10 IO 2E8h IRQ 10 IO 2D0h IRQ 10 Serial Port IO 2C0h IRQ 10 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 11 ...

Page 48: ...Options summary Disabled Serial Port Enabled Enable or Disable Serial Port COM Auto IO 2C0h IRQ 10 IO 3E8h IRQ 10 IO 2E8h IRQ 10 IO 2D0h IRQ 10 Serial Port IO 2C0h IRQ 10 Select an optimal setting for Super IO device Chapter 3 AMI BIOS Setup 3 12 ...

Page 49: ...E M B Q M 8 7 A H W Monitor Chapter 3 AMI BIOS Setup 3 13 ...

Page 50: ...e Auto Duty Cycle Mode Smart Fan Mode Select Fan off temperature limit 15 0 127 Fan will of when temperature lower than this limit Fan start temperature limit 45 0 127 Fan will work when temperature higher than this limit Fan start PWM 35 0 255 Fan will start with this PWM value Range 0 255 Chapter 3 AMI BIOS Setup 3 14 ...

Page 51: ...E M B Q M 8 7 A 0 125 PWM 0 25 PWM 0 5 PWM 1 PWM 2 PWM 4 PWM 8 PWM PWM SLOPE SETTING 15 875 PWM PWM SLOPE Selection Chapter 3 AMI BIOS Setup 3 15 ...

Page 52: ...E M B Q M 8 7 A Serial Port Cons Options summary Disabled Console Redirection Enabled Console Redirection Enabled or Disabled Chapter 3 AMI BIOS Setup 3 16 ...

Page 53: ... set VT100 Extends VT100 to support color function keys etc VT UTF8 Uses UTF8 encoding to map Unicode chars onto 1 or more bytes 9600 19200 38400 57600 Bits per second 115200 Selects serial port transmission speed The speed must be matched on the other side Long or noisy lines may require lower speeds 7 Data Bits 8 Data Bits Chapter 3 AMI BIOS Setup 3 17 ...

Page 54: ... 1 Stop Bits 2 Stop bits indicate the end of a serial data packet A start bit indicates the beginning The standard setting is 1 stop bit Communication with slow devices may require more than 1 stop bit None Flow Control Hardware RTS CTS Flow control can prevent data loss from buffer overflow When sending data if the receiving buffers are full a stop signal can be sent to stop the data flow Once th...

Page 55: ... resolution 80x24 Legacy OS Redirection Resolution 80x25 On Legacy OS the Number of Rows and Columns supported redirection VT100 LINUX XTERMR6 SCO ESCN Putty KeyPad VT400 Select FunctionKey and KeyPad on Putty Always Enable Redirection After BIOS POST BootLoader The Setting Specify if BootLoader is selected than Legacy console redirection is disabled before booting to Legacy OS Default value is Al...

Page 56: ...the system will enter when the SUSPEND button is pressed Power Off Power On Restore AC Power Loss Last State Select AC power state when power is re applied after a power failure Disabled Resume on Ring Enabled Enable Disable Resume from RI signal Disabled Resume on PCIE Enabled Enable Disable Resume from PCIE signal Wake system with Fixed Time Disabled Chapter 3 AMI BIOS Setup 3 20 ...

Page 57: ... day of month that you would like the system to wake up Wake up hour 0 Select 0 23 For example enter 3 for 3am and 15 for 3pm Wake up minute 0 0 59 Wake up second 0 0 59 Disabled Wake system with Dynamic Time Enabled Enable or disable System wake on alarm event When enabled System will wake on the current time Increase minute s Wake up minute increase 1 1 5 Chapter 3 AMI BIOS Setup 3 21 ...

Page 58: ...E M B Q M 8 7 A CPU Configuration Chapter 3 AMI BIOS Setup 3 22 ...

Page 59: ... Disabled for other OS OS not optimized for Hyper Threading Technology When Disabled only on thread per enabled core is enabled Disabled Intel Virtualization Technology Enabled When enabled a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology Disabled Turbo Mode Enabled Turbo Mode Chapter 3 AMI BIOS Setup 3 23 ...

Page 60: ...tive Management Technology BIOS Extension Note iAMT H W is always enabled This option just controls the BIOS extension execution If enabled this requires additional firmware in the SPI device Disabled Un Configure ME Enabled OEMFlag Bit 15 Un Configure ME without password Chapter 3 AMI BIOS Setup 3 24 ...

Page 61: ... 7 A SATA Configuration IDE Options summary Disabled SATA Controller s Enabled Enable or disable SATA Device IDE AHCI SATA Mode Selection RAID Determines how SATA controller s operate Chapter 3 AMI BIOS Setup 3 25 ...

Page 62: ...e SATA Device Default Gen1 Gen2 SATA Mode Selection Gen3 Indicates the maximum speed the SATA controller can support Disabled Port Enabled Enable or Disable SATA Port Disabled Hot Plug Enabled Designates this port as Hot Pluggable Disabled External SATA Enabled External SATA Support Chapter 3 AMI BIOS Setup 3 26 ...

Page 63: ...e Solid State Drive Indentify the SATA port is connected to Solid State Drive or Hard Disk Drive Disabled Spin Up Device Enabled On an edge detect from 0 to 1 the PCH starts a COMRESET initialization sequence to device Chapter 3 AMI BIOS Setup 3 27 ...

Page 64: ...e SATA Device Default Gen1 Gen2 SATA Mode Selection Gen3 Indicates the maximum speed the SATA controller can support Disabled Port Enabled Enable or Disable SATA Port Disabled Hot Plug Enabled Designates this port as Hot Pluggable Disabled External SATA Enabled External SATA Support Chapter 3 AMI BIOS Setup 3 28 ...

Page 65: ...e Solid State Drive Indentify the SATA port is connected to Solid State Drive or Hard Disk Drive Disabled Spin Up Device Enabled On an edge detect from 0 to 1 the PCH starts a COMRESET initialization sequence to device Chapter 3 AMI BIOS Setup 3 29 ...

Page 66: ...ummary Enabled Disabled Legacy USB Support Auto Enables Legacy USB support AUTO option disables legacy support if no USB devices are connected DISABLE option will keep USB device available only for EFI applications Chapter 3 AMI BIOS Setup 3 30 ...

Page 67: ... 8 7 A Dynamic Digital IO Options Summary Input DIO0 1 2 3 DIOx Direction Output DIO4 5 6 7 Set Digital IO as Input or Output Hi Output Level Low Set Digital IO Output as Hi or Low Chapter 3 AMI BIOS Setup 3 31 ...

Page 68: ...E M B Q M 8 7 A Setup submenu Chipset Chapter 3 AMI BIOS Setup 3 32 ...

Page 69: ...d Control the PCI Express Root Port Disabled Mini Card Enabled Control the PCI Express Root Port Disabled Enabled Aazlia Auto Control Detection of the Azalia device Disabled Azalia will be unconditionally disabled Enabled Azalia will be unconditionally Enabled Auto Azalia will be enabled If present disabled otherwise Chapter 3 AMI BIOS Setup 3 33 ...

Page 70: ... d function on MCH Auto IGFX PEG Primary Display PCIE Select which of IGFX PEG PCI Graphic device should be Primary Display Auto Disabled Internal Graphics Enabled Keep IGD enabled base on the setup options VBIOS Default CRT LVDS HDMI1 HDMI2 Primary IGFX Boot Display HDMI3 Chapter 3 AMI BIOS Setup 3 34 ...

Page 71: ...ce Disabled LVDS Enabled LVDS CH7511 Enabled Disabled 640x480 18bit 60Hz 800x480 18bit 60Hz 800x600 18bit 60Hz 1024x600 18bit 60Hz 1024x768 18bit 60Hz 1024x768 24bit 60Hz 1280x768 24bit 60Hz 1280x1024 48bit 60Hz 1366x768 24bit 60Hz 1440x900 48bit 60Hz 1600x1200 48bit 60Hz 1920x1080 48bit 60Hz LVDS Panel Type 1920x1200 48bit 60Hz Select LCD panel used DC Mode CH7511B Backlight Control Mode PWM Mode...

Page 72: ...E M B Q M 8 7 A Memory Configuration Chapter 3 AMI BIOS Setup 3 36 ...

Page 73: ...Enabled Enables or disables Quiet Boot option Disabled Launch I218LM PXE OpROM Enabled Enabled or Disable Legacy Boot Option for I218LM Disabled Launch RTL8111E PXE OpROM Enabled Enabled or Disable Legacy Boot Option for RTL8111E Chapter 3 AMI BIOS Setup 3 37 ...

Page 74: ...g box appears which lets you enter a password You can enter no more than six letters or numbers Press Enter after you have typed in the password A second dialog box asks you to retype the password for confirmation Press Enter after you have retyped it correctly The password is required at boot time or when the user enters the Setup utility Removing the Password Highlight this item and type in the ...

Page 75: ...E M B Q M 8 7 A Setup submenu Exit Chapter 3 AMI BIOS Setup 3 39 ...

Page 76: ...Mini ITX E M B Q M 8 7 A Chapter 4 Driver Installation 4 1 Chapter Driver 4 Installation ...

Page 77: ...t please follow the sequence below to install the drivers Follow the sequence below to install the drivers Step 1 Install INF Driver Step 2 Install VGA Driver Step 3 Install USB3 0 Driver Step 4 Install Audio Driver Step 5 Install LAN Driver Step 6 Install RAID AHCI Driver Step 7 Install ME Driver Step 8 Install TPM Driver Step 9 Install UART Driver Optional Please read instructions below for furt...

Page 78: ...l the driver automatically Step 2 Install VGA Driver 1 Click on the Step 2 VGA folder and select the OS folder your system is 2 Double click on the Setup exe file located in each OS folder 3 Follow the instructions that the window shows 4 The system will help you install the driver automatically Step 3 Install USB3 0 Driver 1 Click on the Step 5 USB3 0 folder and double click on the Setup exe file...

Page 79: ...ystem adopted 2 Select the OS folder your system is and double click on the exe file located in each OS folder 3 Follow the instructions that the window shows 4 The system will help you install the driver automatically Step 6 Install RAID AHCI Driver If you use AHCI or RAID mode to install your OS you can run the SetupRST exe located in the folder Step 7 Install ME Driver 1 Click on the Step 7 ME ...

Page 80: ... 4 Click on the STEP8 TPM folder and select the OS folder your system is 5 Double click on the Setup exe file 6 Follow the instructions that the window shows 7 The system will help you install the driver automatically Chapter 4 Driver Installation 4 5 ...

Page 81: ...XP 1 Click on the STEP9 UART folder and double click on patch bat file 2 Follow the instructions that the window shows 3 The system will help you to install the driver automatically For Windows 7 1 Create a password for Administrator account Chapter 4 Driver Installation 4 6 ...

Page 82: ...Mini ITX E M B Q M 8 7 A 2 Change User Account Control Settings to Never notify 3 Reboot and Administrator login Chapter 4 Driver Installation 4 7 ...

Page 83: ...Mini ITX E M B Q M 8 7 A 4 To run patch bat with Run as administrator Chapter 4 Driver Installation 4 8 ...

Page 84: ...Mini ITX E M B Q M 8 7 A For Windows 8 1 Right click Command Prompt and run as administrator 2 Run Command Prompt by administrator Chapter 4 Driver Installation 4 9 ...

Page 85: ...Mini ITX E M B Q M 8 7 A 3 Run patch bat in UART driver folder path 4 Update successful Chapter 4 Driver Installation 4 10 ...

Page 86: ...Mini ITX E M B Q M 8 7 A 5 Restart 6 Com port driver serial sys provider will change to Windows R Win7 DDK provider Chapter 4 Driver Installation 4 11 ...

Page 87: ...Mini ITX E M B Q M 8 7 A Appendix A Programming the Watchdog Timer A 1 Programming the Appendix A Watchdog Timer ...

Page 88: ...Note Timer Counter 0x07 Note3 0xF6 Note4 Note24 Time of watchdog timer 0 255 This register is byte access Counting Unit 0x07 Note5 0xF5 Note6 3 Note7 0 Note8 Select time unit 0 second 1 minute Watchdog Enable 0x07 Note9 0xF5 Note10 5 Note11 1 Note12 0 Disable 1 Enable Timeout Status 0x07 Note13 0xF5 Note14 6 Note15 1 1 Clear timeout status Output Mode 0x07 Note16 0xF5 Note17 4 Note18 1 Note19 Sele...

Page 89: ...parameter is represented from Note8 define byte EnableLDN This parameter is represented from Note9 define byte EnableReg This parameter is represented from Note10 define byte EnableBit This parameter is represented from Note11 define byte EnableVal This parameter is represented from Note12 define byte StatusLDN This parameter is represented from Note13 define byte StatusReg This parameter is repre...

Page 90: ...ng the Watchdog Timer A 6 VOID Main Procedure AaeonWDTConfig byte Timer Time of WDT timer 0x00 0xFF boolean Unit Select time unit 0 second 1 minute AaeonWDTConfig Procedure AaeonWDTEnable This procudure will enable the WDT counting AaeonWDTEnable ...

Page 91: ...ative parameter setting WDTParameterSetting VOID WDTEnableDisable byte LDN byte Register byte BitNum byte Value SIOBitSet LDN Register BitNum Value VOID WDTParameterSetting Watchdog Timer counter setting SIOByteSet TimerLDN TimerReg TimerVal WDT counting unit setting SIOBitSet UnitLDN UnitReg UnitBit UnitVal WDT output mode setting level pulse SIOBitSet ModeLDN ModeReg ModeBit ModeVal Watchdog tim...

Page 92: ...gister Offset 0x07 IOWriteByte SIOData LDN VOID SIOBitSet byte LDN byte Register byte BitNum byte Value Byte TmpValue SIOEnterMBPnPMode SIOSelectLDN byte LDN IOWriteByte SIOIndex Register TmpValue IOReadByte SIOData TmpValue 1 BitNum TmpValue Value BitNum IOWriteByte SIOData TmpValue SIOExitMBPnPMode VOID SIOByteSet byte LDN byte Register byte Value SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteByte S...

Page 93: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 1 I O Information Appendix B ...

Page 94: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 2 B 1 I O Address Map ...

Page 95: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 3 ...

Page 96: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 4 B 2 Memory Address Map ...

Page 97: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 5 B 3 IRQ Mapping Chart ...

Page 98: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 6 ...

Page 99: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 7 ...

Page 100: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 8 ...

Page 101: ...Mini ITX E M B Q M 8 7 A Appendix B I O Information B 9 B 4 DMA Channel Assignments ...

Page 102: ...Mini ITX E M B Q M 8 7 A Appendix C Mating Connector C 1 Mating Appendix C Connector ...

Page 103: ...onnector PINREX 740 81 08TVY8 CN6 CN9 4 Pin FAN connector PINREX 744 81 04TG20 COM2 COM6 COM port connector PINREX 522 90 10GBE0 DIO1 Digital I O Pin Header PINREX 222 97 05GBE1 FP1 Front panel pin header Astron 27 06061 205 1G 1 R CN21 LVDS panel power connector PINREX 721 81 05TW00 LVDS1 LVDS panel connector PINREX 712 76 30GWE0 PCIE1 PCI E X16 slot FOXCON N 2EG08217 D2D DF CN3 CN10 Serial ATA p...

Page 104: ...III Connector PINREX 770 83 07SV29 SATA CABLE 17090708 00 SATA3 SATA4 SATA II Connector PINREX 770 83 07SG29 SATA CABLE 17090708 00 USB1 USB2 USB2 0 pin header PINREX 222 97 05GBE1 CN14 USB3 0 pin header PINREX 52X 40 20GV52 Note The AAEON Cable P N with sign is for WiTAS series products ...

Page 105: ...Mini ITX E M B Q M 8 7 A Appendix E Electrical Specifications for I O Ports D 1 Electrical Specifications Appendix D for I O Ports ...

Page 106: ...figuration and the AAEON initial watchdog timer program is also attached based on which you can develop customized program to fit your application There are three steps to complete the configuration setup 1 Enter the MB PnP Mode 2 Modify the data of configuration registers 3 Exit the MB PnP Mode Undesired result may occur if the MB PnP Mode is not exited normally These three steps are the same as ...

Page 107: ... Note15 0x82 Note16 4 Note17 GPIO74 DIO 6 Pin Status 0x06 Note18 0x82 Note19 5 Note20 GPIO75 DIO 7 Pin Status 0x06 Note21 0x82 Note22 6 Note23 GPIO76 DIO 8 Pin Status 0x06 Note24 0x82 Note25 7 Note26 GPIO77 Table 3 Digital Output relative register table LDN Register BitNum Value Note DIO 1 Output Data 0x06 Note27 0x88 Note28 0 Note29 Note30 GPIO70 DIO 2 Output Data 0x06 Note31 0x88 Note32 1 Note33...

Page 108: ...byte DInput3Reg This parameter is represented from Note10 define byte DInput3Bit This parameter is represented from Note11 define byte DInput4LDN This parameter is represented from Note12 define byte DInput4Reg This parameter is represented from Note13 define byte DInput4Bit This parameter is represented from Note14 define byte DInput5LDN This parameter is represented from Note15 define byte DInpu...

Page 109: ...eg This parameter is represented from Note40 define byte DOutput4Bit This parameter is represented from Note41 define byte DOutput4Val This parameter is represented from Note42 define byte DOutput5LDN This parameter is represented from Note43 define byte DOutput5Reg This parameter is represented from Note44 define byte DOutput5Bit This parameter is represented from Note45 define byte DOutput5Val T...

Page 110: ...tatus Input Example Read Digital I O Pin 3 status Output InputStatus 0 Digital I O Pin level is low 1 Digital I O Pin level is High PinStatus AaeonReadPinStatus DInput3LDN DInput3Reg DInput3Bit Procedure AaeonSetOutputLevel Input Example Set Digital I O Pin 6 level AaeonSetOutputLevel DOutput6LDN DOutput6Reg DOutput6Bit DOutput6Val ...

Page 111: ...oolean AaeonReadPinStatus byte LDN byte Register byte BitNum Boolean PinStatus PinStatus SIOBitRead LDN Register BitNum Return PinStatus VOID AaeonSetOutputLevel byte LDN byte Register byte BitNum byte Value ConfigToOutputMode LDN Register BitNum SIOBitSet LDN Register BitNum Value ...

Page 112: ...N Register Offset 0x07 IOWriteByte SIOData LDN VOID SIOBitSet byte LDN byte Register byte BitNum byte Value Byte TmpValue SIOEnterMBPnPMode SIOSelectLDN byte LDN IOWriteByte SIOIndex Register TmpValue IOReadByte SIOData TmpValue 1 BitNum TmpValue Value BitNum IOWriteByte SIOData TmpValue SIOExitMBPnPMode VOID SIOByteSet byte LDN byte Register byte Value SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteBy...

Page 113: ...IOIndex Register TmpValue IOReadByte SIOData TmpValue 1 BitNum SIOExitMBPnPMode If TmpValue 0 Return 0 Return 1 VOID ConfigToOutputMode byte LDN byte Register byte BitNum Byte TmpValue OutputEnableReg OutputEnableReg Register 1 SIOEnterMBPnPMode SIOSelectLDN LDN IOWriteByte SIOIndex OutputEnableReg TmpValue IOReadByte SIOData TmpValue 1 BitNum IOWriteByte SIOData OutputEnableReg SIOExitMBPnPMode ...

Reviews: