The Zeroplus Logic Analyzer
Installation Guide
The Zeroplus Logic Analyzer Installation Guide
Page 7
: List of functional pins in each model.
Models LAP-16128U
LAP-32128U-A
LAP-321000U-A
LAP-322000U-
Port A (
A0
~
A7
)
X X X X
Port B (
B0
~
B7
)
X X X X
Port C (
C0
~
B7
)
X
X
X
Port D (
D0
~
B7
)
X
X
X
R_O
X X X X
T_O
X X X X
S_O
X X X X
CLK
X X X X
GND
X X X X
VDD
X X X X
IOA
X X X X
IOB
X X X X
IOC
X X X X
GND
X X X X
Table 1-2: Definitions and Functions of pins for all models.
CLK
Clock
Connects a given external module to be analyzed.
GND
Ground
Two pins used for grounding the Logic Analyzer with a
given external module to be analyzed.
Table 1-3: Definitions and Functions of pins for advanced models (1).
R_O
Read (Out)
When the Logic Analyzer is about to upload data from
memory to the PC, the
R_O
will send a
Rising Edge
signal of DC3.3V. When the upload is finished, a
Falling Edge
signal is sent.
T_O
Trigger (Out)
When a trigger condition is established, the
T_O
will
send a
Rising Edge
signal of DC3.3V. When memory
is full, a
Falling Edge
signal is sent.
S_O
Start (Out)
When a user initiates a sampling task by clicking the
RUN icon in the window or clicking the START button
on the device, the
R_O
will send a
Rising Edge
signal
of DC3.3V. When the Logic Analyzer finishes
uploading, a falling edge signal is sent.