ML605 Hardware User Guide
75
UG534 (v1.9) February 26, 2019
Detailed Description
Fan Controller
In highly demanding situations, active thermal management in the form of a heat sink and
fan may be required. In order to support this, drive circuitry for an external fan has been
provided on the ML605. A fan with tach output can be connect at header J59 as shown in
. The fan PWM signal is generated by the FPGA and the tach input can be used
to close the control loop and regulate the fan speed. Alternatively, the FPGA temperature
as recorded by the System Monitor can be used to close the PWM control loop for the fan.
X-Ref Target - Figure 1-32
Figure 1-32:
ML605 Fan Driver
0
VCC12_P
VCC2V5
1
2
3
J59
21
D16
1N4148
R367
10.0K
1/16W
1%
1
4
3
2
Q24
NDT3055L
1%
1/16W
10.0K
R368
1%
4.75K
R358
12V
GND
Tach
1%
1/16W
10.0K
R369
SM_FAN_PWM
SM_FAN_TACH
UG534_39 _0
8
1209