
13
3.PIN DEFINITION
Figure 3.
W-BW2K Pin Definition
Table1. W-BW2K pin function definition
pin
describe
signal type
illustrate
1
RST
I
Low-level reset, high-level active (internally
pulled high) corresponds to IC-CEN
2
P23/ADC3/TDO/
F_SO
IO
Set high when general IO port or ADC4 or RF
receiving
3
CEN
I
Enable pin, internal pull-up processing,
compatible with other module design
docking
4
P14/SD_CLK/SCK
/ANT0
IO
General IO port or SD CLK or SPI SCK or BLE
antenna control ANT0
5
P26/ADC1/IRDA/
PWM5
IO
General IO port or ADC1 or infrared receiver
or PWM5
6
P24/ADC2/LPO_
CLK/PWM4
IO
General purpose IO port or ADC2 or low
power clock 32.768K output or PWM4
7
P6/CLK13M/PW
M0
IO
General purpose IO port or crystal clock
divided by 1, 2, 4, 8 output or PWM0
8
3V3
I
power supply
9
GND
I
GND
10
P9/BT_PRIORITY/
PWM3
IO
Common IO port or BT_PRIORITY control or
PWM3 for coexistence of WIFI and BT
11
P0/UART2_TXD/I
2C2_SCL
IO
General purpose IO port or serial port UART2's
TXD or I2C2's SCL
12
P16/SD_CMD/M
OSI/ANT2
IO
Universal IO port or SD's CMD or SPI's MOSI
or BLE antenna to control ANT2
13
P8/BT_ACTIVE/P
WM2
IO
Common IO port or BT_ACTIVE control or
PWM2 for coexistence of WIFI and BT
14
P7/WIFI_ACTIVE/
PWM1
IO
Common IO port or WIFI_ACTIVE control or
PWM1 where WIFI and BT coexist