47
Interrupts
2
The PCI-to-PCI Bridge has the capability of generating a Non-Maskable Interrupt
(NMI) via the PCI SERR# line. Table 2-5 describes the register bits that are used by the
NMI. The SERR interrupt is routed through logic back to the NMI input line on the
CPU. The CPU reads the NMI Status Control register to determine the NMI source
(bits set to 1). After the NMI interrupt routine processes the interrupt, software clears
the NMI status bits by setting the corresponding enable/disable bit to 1. The NMI
Enable and Real-Time Clock register can mask the NMI signal and disable/enable all
NMI sources.
Table 2-5
NMI Register Bit Descriptions
Status Control Register
(I/O Address $061, Read/Write, Read Only)
Bit 7
SERR# NMI Source Status (Read Only) - This bit is set to 1 if a system board agent detects
a system board error. It then asserts the PCI SERR# line. To reset the interrupt, set Bit 2 to
0 and then set it to 1. When writing to port $061, Bit 7 must be 0.
Bit 2
PCI SERR# Enable (Read/Write) - 1 = Clear and Disable, 0 = Enable
Enable and Real-Time Clock Address Register
(I/O Address $070, Write Only)
Bit 7
NMI Enable - 1 = Disable, 0 = Enable
Содержание VMICPCI-7755
Страница 2: ......
Страница 4: ......
Страница 10: ...10 ...
Страница 12: ...12 ...
Страница 14: ...14 ...
Страница 24: ...VMICPCI 7755 Product Manual 24 ...
Страница 27: ...27 Hardware Setup 1 Figure 1 1 VMICPCI 7755 PMC and Jumper Locations PMC 1 PMC 2 ...
Страница 36: ...36 1 VMICPCI 7755 Product Manual ...
Страница 68: ...68 3 VMICPCI 7755 Product Manual ...
Страница 70: ...70 4 VMICPCI 7755 Product Manual ...
Страница 84: ...84 A VMICPCI 7755 Product Manual ...
Страница 96: ...96 B VMICPCI 7755 Product Manual ...
Страница 112: ...112 C VMICPCI 7755 Product Manual ...
Страница 118: ...118 D VMICPCI 7755 Product Manual ...