Vizio VP50HDTV10A, Руководство по обслуживанию

Страница: 47 / 102

CONFIDENTIAL – DO NOT COPY
Page 7-
14
File No. SG-0219
Display Output Interface
The Display Output Port provides data and control signals that permit the connection to a
variety of flat panel devices using a 24-bit TTL or LVDS interface. The output interface is
configurable for single or dual wide LVDS in 18 or 24-bit RGB pixels format. All display data
and timing signals are synchronous with the DCLK display clock. The integrated LVDS
transmitter is programmable to allow the data and control signals to be mapped into any
sequence depending on the specified receiver format. DC balanced operation is supported as
described in the Open LDI standard. Output timing is fully programmable via the host interface
register set enabling this device to be used as a display controller of a PIP processor for other
Genesis Microchip devices.
The following display synchronization modes are supported: Frame Sync Mode: The
display frame rate is synchronized to the input frame or field rate. This mode is used for
standard operation. Free Run Mode: No synchronization. This mode is used when there is
no valid input timing (i.e. to display OSD messages or a splash screen) or for testing purposes.
In free-run mode, the display timing is determined only by the values programmed into the
display window and timing registers.
Display Timing Programming
Horizontal values are programmed in single-pixel increments relative to the leading edge of
the horizontal sync signal. Vertical values are programmed in line increments relative to the
leading edge of the vertical sync signal.