VIA Technologies KM400, Руководство пользователя

Страница: 42 / 86

BIOS
Page 4-12
AGP 3.0 Calibration cycle
This item allows you to select AGP 3.0 Calibration cycle function.
Options: Enabled, Disabled.
VGA Share Memory Size
This item allows you to select the VGA share memory size for video.
Options: 16M, 32M, 64M, Disabled.
CPU Direct Access FB
This item allows you to select the CPU Direct Access FB.
Options: Enabled, Disabled.
CPU & PCI Bus Control
Scroll to CPU & PCI Bus Control and press <Enter>. The following screen
appears:
PCI1/2 Master 0 WS Write
When Enabled, Writes to the PCI bus are commanded with zero wait states.
Options: Enabled, Disabled.
PCI1/2 Post Write
Enables CPU to PCI bus POST write.
Options: Enabled, Disabled.
VLink 8X Support
Enables VLink 8X support.
Options: Enabled, Disabled.
PCI Delay Transaction
The chipset has an embedded 32-bit posted write buffer to support delay transactions
cycles. Select Enabled to support compliance with PCI specification version 2.3.
Options: Enabled, Disabled.