VAR-320SBC Reference Guide
Copyright © 2008 Variscite
The LCD controller supports these key features:
•
Support for active or passive single-panel displays of 8, 16, or 18 bpp
•
Support for LCD panels with internal frame buffer; up to 24 bpp is supported
•
Support display sizes up to 800x600 pixels.
Signal
Pin number Type Description
GPIO
L_PCLK P2-1
O LCD
Pixel
clock
16_2
L_FCLK
P2-3
O
LCD Frame clock
14_2
L_LCLK
P2-5
O
LCD Line clock
15_2
L_BIAS
P2-9
O
LCD AC bias/Data enable
17_2
L_DD_0
P2-11
O
LCD Data line
6_2
L_DD_1
P2-13
O
LCD Data line
7_2
L_DD_2
P2-15
O
LCD Data line
8_2
L_DD_3
P2-17
O
LCD Data line
9_2
L_DD_4
P2-21
O
LCD Data line
10_2
L_DD_5
P2-23
O
LCD Data line
11_2
L_DD_6
P2-25
O
LCD Data line
12_2
L_DD_7
P2-27
O
LCD Data line
13_2
L_DD_8
P2-29
O
LCD Data line
63
L_DD_9
P2-33
O
LCD Data line
64
L_DD_10 P2-35
O
LCD Data line
65
L_DD_11 P2-37
O
LCD Data line
66
L_DD_12 P2-39
O
LCD Data line
67
L_DD_13 P2-41
O
LCD Data line
68
L_DD_14 P2-45
O
LCD Data line
69
L_DD_15 P2-47
O
LCD Data line
70
L_DD_16 P2-16
O
LCD Data line
71
L_DD_17 P2-18
O
LCD Data line
72
18