40
Feature
Option
Description
CPU Configuration
Module Version
AGESA Version
Physical Count
Logical Count
Read only
Displays information about CPU
Revision
Cache L1
Cache L2
Speed
Current FSB Multiplier
Maximum FSB Multiplier
Able to change Freq.
uCode Patch Level
Read only
Displays information about CPU
Disabled
GART Error Reporting
Enabled
This option should remain disabled
for normal operation. The driver
developer may enable it for the
purpose of testing.
Continuous
MTRR Mapping
Discrete
This option determines the method
used for programming CPU
MTRRs when 4GB or more of
memory is preset. Discrete leaves
the PCI hole below the 4GB
boundary undescribed.
Continuous explicitly describes the
PCI hole as non-cacheable.
Содержание S2925
Страница 4: ...4...
Страница 9: ...9 2 2 Block Diagram Tomcat n3400B S2925 Block Diagram...
Страница 14: ...14 JP1 JP9 J28...
Страница 16: ...16 J24 J25 J27 JP5...
Страница 18: ...18 JP4 J11 J7...
Страница 20: ...20 J37 J35 J36 J10 J34 J33 SATA5 SATA4 SATA2 SATA3 SATA0 SATA1...
Страница 74: ...74 NOTE...