TQ-Systems TQMLS1028A, Предварительное руководство пользователя

Страница: 13 / 32

Preliminary User's Manual l TQMLS1028A UM 0001 l © 2019, TQ-Systems GmbH Page 9
4.3 CPU Configuration
4.3.1 RCW Source
The RCW source selection is managed by the system controller.
Table 4: RCW_SRC_SEL
Level Reset Configuration Source Required external pull-down (Module pull-up is 10 kΩ to 3.3 V)
80 – 100 % SD card None (open)
60 – 80 % eMMC 24 kΩ
40 – 60 % SPI NOR flash 10 kΩ
20 – 40 % Hard-coded 4.3 kΩ
0 – 20 % I
2
C EEPROM, Addr.
0x50 / 1010 000b
0 Ω (Pulled to Ground)
4.3.2 Configuration signals
The LS1028A CPU is configured via pins as well as via registers.
Table 5: Reset Configuration Signals
Reset cfg. name Functional Signal Name Default TQMLS1028A Variable 1
cfg_rcw_src[0:3] ASLEEP, CLK_OUT, UART1_SOUT, UART2_SOUT 1111 Several Yes
cfg_svr_src[0:1] XSPI1_A_CS0_B, XSPI1_A_CS1_B 11 ? ?
cfg_dram_type EMI1_MDC 1 1 = ? No
cfg_eng_use0 XSPI1_A_SCK 1 1 = ? ?
cfg_gpinput[0:3] SDHC1_DAT[0:3], I/O voltage EVDD (1.8 or 3.3 V!) 1111 Not driven, internal Pull-Ups –
cfg_gpinput[4:7] XSPI1_B_DATA[0:3] 1111 Not driven, internal Pull-Ups –
The following table shows the coding of the field cfg_rcw_src:
Table 6: Reset Configuration Source
cfg_rcw_src value (Binary) RCW source
0xxx
Hard-coded RCW (TBD)
1000
SDHC1 (SD card)
1001
SDHC2 (eMMC)
1010
I2C1 extended addressing 2
1011
Reserved
1100
XSPI1A NAND 2 KB pages
1101
XSPI1A NAND 4 KB pages
1110
Reserved
1111
XSPI1A NOR
Green Standard configuration
Yellow Configuration for development and debugging
1: Yes  via shift register; No  fixed value; 3-fold pad  by assembly.
2: Device address 0x50 / 1010 000b = Configuration EEPROM.