
3 Schematic Diagram
1.5pF
C4
1
2
3
Q1
HV_GND
130V
D2
160V
D3
1.0M
R1
130V
D4
22V
D5
Lpri=550 µH
130V
D6
HV_GND
2
1
1.6kV
D7
Npri:Nsec=10.2:1
Npri:Naux=8.5:1
18V
D9
130V
D8
HV_GND
Vout
100k
R8
Iso_GND
10uF
C7
AUX
200V
D13
60V
D12
1
2
3
Q3
Iso_GND
4.7uF
C13
22uF
C12
HV_GND
HV_GND
HV_GND
HV_GND
10.0
R11
HV_GND
Iso_GND
40V
D14
VREF
5V
RT/CT
3
1
2
Q4
OUT
FB
Gate_FET
2.5V
39.2
R14
COMP
1
FB
2
CS
3
RT/CT
4
GND
5
OUT
6
VDD
7
VREF
8
U1
UCC28C56H-Q1
HV_GND
COMP
HV_GND
HV_GND
HV_GND
3
1
2
Q6
HV_GND
HV_GND
20.0k
R19
VREF
HV_GND
3
1
2
Q7
CS
Rsense
0.91
R24
HV_GND
HV_GND
HV_GND
HV_GND
HV_GND
1
2
3
200V
D11
330nF
C17
127
R27
2.55k
R17
3.48k
R20
127
R16
100nF
C16
100
R4
R7
1000pF
C5
C6
20.0k
R13
10.0k
R6
40.2k
R12
15.0k
R23
4.02k
R22
2.00k
R26
1.00k
R21
324k
R18
1.00k
R5
1.0M
R3
2.2µF
C21
22pF
C23
0
R10
0.91
R25
HV_GND
10.0k
R9
47nF
C11
HV_GND
2
1
18V
D10
1
3
2
Q5
HV_GND
0.22uF
C2
1
6
5
3
8
9
10
11
NC
2
NC
4
NC
7
NC
12
T1
1uF
C18
160V
D1
0.22uF
C3
0.22uF
C1
3
1
2
Q8
1
2
3
Q2
+
1000uF
C9
+
1000uF
C10
44.2k
R15
62
R2
2200pF
C14
62
R28
22nF
C19
100pF
C20
100pF
C22
10uF
C8
1000pF
C15
2200pF
C24
VDD
VIN
Slope Compensation
Leading Edge
Current Filtering
Soft Start
HV Startup for VDD
HV Clamp
Iso_GND
AUX Supply
SW
Disable HV
Startup
Current
Voltage
Feedback
Sensing
Gate Drive
Blanking
Figure 3-1. UCC28C56EVM-066 Schematic.
Schematic Diagram
SLUUCN1C – JUNE 2022 – REVISED DECEMBER 2022
Using the UCC28C56EVM-066 High-Density 40-W Auxiliary Power Supply for
800-V Traction Inverters
5
Copyright © 2022 Texas Instruments Incorporated