manualshive.com logo in svg

Texas Instruments TRF3701, Руководство пользователя, Страница: 29 / 29

Поделиться
Скачать
Texas Instruments TRF3701 Скачать руководство пользователя страница 29

1

2

3

4

5

6

A

B

C

D

6

5

4

3

2

1

D

C

B

A

FILE:

Drawn By:

Engineer:

ti

12500 TI Boulevard.  Dallas, Texas 75243

Title:

SHEET:

OF:

SIZE:

DATE:

REV:

3-Jun-2004 

DOCUMENTCONTROL #

5

4

8

1

2

+

-

VOCM

VOUT-

VOUT+

3

6

+VCC

-VCC

7

NC

U2

THS4503

R4

374

1

2

 

3

 

4

 

5

J4

SMA

R2

56.2

R6

402

-7VA 

C14

.1uF

C25

.01uF

C30

10pF

R13

22.1

R9

392

IVIN

IVIN

R12

22.1

/IVIN

/IVIN

C12

.1uF

C23

.01uF

VCOM1

VCOM1

C13

.1uF

C24

.01uF

+7VA 

C29

10pF

R8

392

5

4

8

1

2

+

-

VOCM

VOUT-

VOUT+

3

6

+VCC

-VCC

7

NC

U3

THS4503

R5

374

1

2

 

3

 

4

 

5

J5

SMA

R3
56.2

R7

402

-7VA

C17

.1uF

C28

.01uF

C32

10pF

R15

22.1

R11

392

QVIN

QVIN

R14

22.1

/QVIN

/QVIN

C15

.1uF

C26

.01uF

VCOM2

VCOM2

C16

.1uF

C27

.01uF

+7VA

C31

10pF

R10

392

TRF3701/02

P. MILLER

Y.DEWONCK

2

2

A

R17

374

1

2

 

3

 

4

 

5

J8

SMA

R1

56.2

1. PART NOT INSTALLED

NOTES:

1

2

 

3

 

4

 

5

J7

SMA

1

2

 

3

 

4

 

5

J9

SMA

R18

374

1

2

 

3

 

4

 

5

J11

SMA

R16

56.2

1

2

 

3

 

4

 

5

J10

SMA

1

2

 

3

 

4

 

5

J12

SMA

(Note 1)

(Note 1)

R29
49.9

R30

49.9

R31

49.9

R32

49.9

2. REMOVE R6 AND R7 WHEN R17 AND R18 ARE INSTALLED

C53

1uF

C54

1uF

C55

1uF

C56

1uF

(Sh 1)

(Sh 1)

(Sh 1)

(Sh 1)

(Sh 1)

(Sh 1)

(Note 1)

(Note 1)

(Note 1)

(Note 1)

(Note 1)

(Note 3)

3. DEFAULT CONFIGURATION REPLACES CAPACITOR WITH A 0 OHM RESISTOR

(Note 3)

(Note 3)

(Note 3)

(Note 1)

(Note 1)

(Note 1)

I_IN

I_IN_

Q_IN

Q_IN_

           

Содержание TRF3701

Страница 1: ...TRF3701 TRF3702 Quadrature Modulator Evaluation Module 2004 Wireless Infrastructure Products User s Guide SLWU007...

Страница 2: ...ute a license from TI to use such products or services or a warranty or endorsement thereof Use of such information may require a license from a third party under the patents or other intellectual pro...

Страница 3: ...handling or use of the goods Please be aware that the products received may not be regulatory compliant or agency certified FCC UL CE etc Due to the open construction of the product it is the user s r...

Страница 4: ...ere is uncertainty as to the load specification please contact a TI field representative During normal operation some circuit components may have case temperatures greater than 60 C The EVM is designe...

Страница 5: ...hapter 1 Overview Chapter 2 Physical Description Chapter 3 Circuit Description Chapter 4 Circuit Board Test Points Chapter 5 Schematic Information About Cautions and Warnings This book may contain cau...

Страница 6: ...uency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules which are designed to provide reasonable protection against radio...

Страница 7: ...2 1 PCB Layout 2 2 2 2 Parts List 2 5 3 Circuit Description 3 1 3 1 Circuit Function 3 2 3 1 1 Differential Single Ended Inputs via Buffer Amplifiers 3 2 3 1 2 Differential Singled Ended Inputs Withou...

Страница 8: ...3 Power Plane 2 3 2 4 Bottom Layer 2 4 4 1 Silkscreen Top Layer Test Points Location 4 2 4 2 Bottom Layer Test Points Location 4 3 Tables 1 1 EVM Configuration 1 3 2 1 Parts List 2 5 3 1 Power Supply...

Страница 9: ...or up conversion of signals from the transmit chain DAC to the RF power amplifier device Evaluating a modulator complex performance involves careful bias voltage setup an LO signal and at least two si...

Страница 10: ...I respectively The Q signals are connected to J5 Q and J11 Q respectively The LO signal is fed to J2 and the SMA connector J3 is used to monitor the output signal from the quadrature modulator U1 The...

Страница 11: ...with 0 C53 C55 R30 R32 if 50 termination required Apply dc offset VCM 3 7 Vdc to J6 and adjust R33 and R34 to optimize the dc offset level of the complementary I Q inputs Apply I signal to J9 Q to J12...

Страница 12: ...zer to the SMA connector marked RFOUT J3 and monitor the TRF3701 TRF3702 output 6 To optimize the carrier suppression this modulator performs the following if using on board dc offset through J3 a Con...

Страница 13: ...escription Physical Description This chapter discusses the four layer PCB layout component placement and list of components used on the evaluation module Topic Page 2 1 PCB Layout 2 2 2 2 Parts Llists...

Страница 14: ...CB Layout 2 2 2 1 PCB Layout The EVM is constructed on a four layer 76 mm x 76 mm x 1 575 mm thick PCB using FR 4 material Figure 2 1 through Figure 2 4 show the individual layers Figure 2 1 Top Layer...

Страница 15: ...PCB Layout 2 3 Physical Description Figure 2 2 Layer 2 Ground Plane...

Страница 16: ...PCB Layout 2 4 Figure 2 3 Layer 3 Power Plane...

Страница 17: ...PCB Layout 2 5 Physical Description Figure 2 4 Bottom Layer...

Страница 18: ...RJ 6ENF402R0V Panasonic R6 R7 56 2 resistor 1 16 W 1 1210 4 ERJ 13NF56R2 Panasonic R1 R3 R16 1 k resistor 1 16 W 1 603 4 ERJ 3EKF1 00K Panasonic R23 R26 49 9 resistor 1 16 W 1 603 0 ERJ 3EKF49R9V Pana...

Страница 19: ...3 1 Circuit Description Circuit Description This chapter discusses the various functions of the EVM Topic Page 3 1 Circuit Function 3 2 Chapter 3...

Страница 20: ...ver the EVM is configured to accept the single ended I channel signal on J4 The Q channel input is via J5 3 1 2 Differential Singled Ended Inputs Without Buffer Amplifier Direct I Q inputs without the...

Страница 21: ...nectors J6 and J13 are used to supply the dc bias voltage to U1 I Q input channels Both connectors are a 3 position male Molex header part number 8610903 Table 3 2 CM Bias Voltage J6 Pin Description 1...

Страница 22: ...3 4...

Страница 23: ...4 1 Circuit Board Test Points Circuit Board Test Points This chapter shows the circuit board test points Topic Page 4 1 Circuit Board Test Point Locations 4 2 Chapter 4...

Страница 24: ...ocations When a quick indication of the dc bias level and ac signal level on the I Q inputs is required simply probe the appropriate test points in Figure 4 1 and Figure 4 2 Figure 4 1 Silkscreen Top...

Страница 25: ...Point Locations 4 3 Circuit Board Test Points Figure 4 2 Bottom Layer Test Points Location J11 J5 J8 J4 J2 J3 E6 E5 E4 E3 J1 J7 J9 J13 J12 J6 R29 R34 R33 QREF ADJ IREF ADJ R20 R13 J10 R22 R21 R14 R15...

Страница 26: ...4 4...

Страница 27: ...5 1 Schematics Schematics This chapter shows the EVM schematic Chapter 5...

Страница 28: ...TERMINED BY MATCHING IF NOT USING MATCHING MAKE L1 A 0 OHM RESISTOR LEAVE C22 AND C52 UNPOPULATED 2 OPTIONAL USED TO TIE IREF QREF TOGETHER Note 3 Note 3 7VA FB1 C1 10uF C33 1uF C38 0 01uF C43 47 uF 7...

Страница 29: ...402 7VA C17 1uF C28 01uF C32 10pF R15 22 1 R11 392 QVIN QVIN R14 22 1 QVIN QVIN C15 1uF C26 01uF VCOM2 VCOM2 C16 1uF C27 01uF 7VA C31 10pF R10 392 TRF3701 02 P MILLER Y DEWONCK 2 2 A R17 374 1 2 3 4 5...

Отзывы:

Нет отзывов