www.ti.com
PCB Layout
11
SBVU048 – March 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
TPS7A78EVM-011 Evaluation module
7
PCB Layout
Figure 9
to
Figure 11
illustrate the PCB layout for this EVM.
Figure 9. Assembly Layer
NOTE:
The silk screens for resistors R1 and R2 are flipped in
Figure 9
.
Figure 10. Top Layer Routing