
If desired, a current probe can be inserted in the EVM as shown in
to measure the input and output
current. The slots were sized to fit most current probes, such as the LeCroy
™
AP015 or CP031 current probes.
Figure 2-2. TPS7A53EVM-080 With Current Probes Attached
The user has two options for providing a DC load on the output of the TPS7A53A-Q1. J10 can be used to place
a DC load that flows through the current sense path on the output of the LDO. Alternatively, the J4 (VOUT) and
J15 (GND) banana connectors can be used for external measurements and loading; however, the IOUT loop
does not sense current flowing through these connectors. In cases where very fast transient tests are performed,
ringing can occur on VIN or VOUT as a result of the PCB parasitic inductance. Placing a strip of wire on the
exposed copper in the current path can reduce this ringing. 10 AWG wire can be used as needed. If ringing
persists, install damping networks by adding a series resistor and capacitor in parallel with VIN. Locations where
damping can be installed include C2 and R3, C7 and R2, and C17 and R19.
WARNING
Current probe sensors can be tied to GND and must not come into contact with energized
conductors. See the user manual of your current probe for details. If your current probe has this
limitation, use a thin strip of electrical or Kapton
®
tape to isolate the current sense path from the
current probe.
Optional kelvin sense points are provided using the SMA connectors J2 (VIN) and J1 (VOUT).
2.4 Optional Load Transient Circuit Operation
The TPS7A53EVM-080 evaluation module contains an optional high-performance load transient circuit to allow
efficient testing of the TPS7A53A-Q1 LDO load transient performance. To use the optional load transient circuit,
install the correct components in accordance with the application. Modify the input and output capacitance
connected to the TPS7A53A-Q1 LDO to match the expected operating conditions. Determine the desired peak
current to test, and modify the parallel resistor combination of R8, R9, R10, R11, and R12 as shown:
I
Peak
=
VOUT
R8 R9 R10 R11 R12
(1)
Setup
6
TPS7A53EVM-080 Evaluation Module
Copyright © 2022 Texas Instruments Incorporated