
Power Dissipation
2-4
2.3
Power Dissipation
The low junction-to-case thermal resistance of the PWP package, along with
a good board layout, allows the TPS54110EVM−044 EVMs to output full-rated
load current while maintaining safe junction temperatures. With a 3.3-V input
source and a 1.5-A load, the junction temperature is approximately 60
°
C
wheras the case temperature is approximately 55
°
C. The total circuit losses
at 25
°
C are shown in Figure 2−3. Power dissipation is shown for input voltages
of 3.3 V, and 5 V. For additional information on the dissipation ratings of the
devices, see the individual product data sheets.
Figure 2−3. Measured Circuit Losses
0
0.2
0.4
0.6
0.8
1
1.2
0
0.25
0.5
0.75
1
1.25
1.5
− Power Dissipation − W
P
D
IO − Output Current − A
POWER DISSIPATION
vs
OUTPUT POWER
VI = 5 V
VI = 3.3 V
Содержание TPS54110EVM-044
Страница 1: ...E December 2003 PMP Systems Power User s Guide SLVU102...
Страница 21: ...2 10...
Страница 24: ...Layout 3 3 Board Layout Figure 3 2 Bottom Side Layout Figure 3 3 Top Side Assembly...
Страница 28: ...4 4...