Board Layout
www.ti.com
6
SLVUAN6 – June 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
TPD1E0B04 Evaluation Module
4
Board Layout
This section provides the TPD1E0B04EVM board layout. TPD1E0B04EVM is a 4-layer board of FR408HR
at 0.062 inch thickness. Layers 2, 3, and 4 are ground planes and not shown here.
Figure 3. TPD1E0B04EVM Top Layer and Silkscreen
5
Schematics
Figure 4. TPD1E0B04EVM Schematic
