McBSP as the SPI Master
6-11
SPI Operation Using the Clock Stop Mode
SPRU592E
Table 6
−
3. Bit Values Required to Configure the McBSP as an SPI Master
Required Bit Setting
Description
CLKSTP = 10b or 11b
The clock stop mode (without or with a clock delay) is
selected.
CLKXP = 0 or 1
The polarity of CLKX as seen on the CLKX pin is positive
(CLKXP = 0) or negative (CLKXP = 1).
CLKRP = 0 or 1
The polarity of CLKR as seen on the CLKR pin is
positive (CLKRP = 0) or negative (CLKRP = 1).
CLKXM = 1
The CLKX pin is an output pin driven by the internal
sample rate generator. Because CLKSTP is equal
to 10b or 11b, CLKR is driven internally by CLKX.
SCLKME = 0
CLKSM = 1
The clock generated by the sample rate generator
(CLKG) is derived from the McBSP internal input clock.
CLKGDV is a value
from 0 to 255
CLKGDV defines the divide down value for CLKG.
FSXM = 1
The FSX pin is an output pin driven according to the
FSGM bit.
FSGM = 0
The transmitter drives a frame-sync pulse on the FSX
pin every time data is transferred from DXR1 to XSR1.
FSXP = 1
The FSX pin is active low.
XDATDLY = 01b
RDATDLY = 01b
This setting provides the correct setup time on the FSX
signal.
When the McBSP functions as the SPI master, it controls the transmission of
data by producing the serial clock signal. The clock signal on the CLKX pin is
enabled only during packet transfers. When packets are not being transferred,
the CLKX pin remains high or low depending on the polarity used.
For SPI master operation, the CLKX pin must be configured as an output. The
sample rate generator is then used to derive the CLKX signal from the McBSP
internal input clock. The clock stop mode internally connects the CLKX pin to
the CLKR signal so that no external signal connection is required on the CLKR
pin, and both the transmit and receive circuits are clocked by the master clock
(CLKX).
The data delay parameters of the McBSP (XDATDLY and RDATDLY) must be
set to 1 for proper SPI master operation. A data delay value of 0 or 2 is
undefined in the clock stop mode.
Содержание TMS320VC5509
Страница 5: ...vi This page is intentionally left blank ...
Страница 43: ...McBSP Operation 2 20 SPRU592E This page is intentionally left blank ...
Страница 105: ...SPI Operation Using the Clock Stop Mode 6 16 SPRU592E This page is intentionally left blank ...
Страница 187: ...Transmitter Configuration 8 40 SPRU592E This page is intentionally left blank ...
Страница 191: ...General Purpose I O on the McBSP Pins 9 4 SPRU592E This page is intentionally left blank ...
Страница 201: ...Emulation Power and Reset Considerations 10 10 SPRU592E ...
Страница 207: ...Data Packing Examples 11 6 SPRU592E This page is intentionally left blank ...
Страница 273: ...McBSP Register Worksheet 13 14 SPRU592E This page is intentionally left blank ...