of
Filename:
Mod:
PCB Rev:
Sheet
Save Date:
CX
Schematic Rev:
Design Team:
Drawn By:
TI
Print Date
PROJECT:
of
Filename:
Mod:
PCB Rev:
Sheet
Save Date:
CX
Schematic Rev:
Design Team:
Drawn By:
TI
Print Date
PROJECT:
NC
NC
1
LDN
JP3
JP1
PGND
PGND
2.1
4.0
MODE
2.0
TYPE
4xSE
J2-1
Ch1+
Chan1
Chan1
March 20, 2008
Sub+
J3-1
Ch2+
Chan3
JP1/2
IN
IN
IN
OUT
OUT
C
B
BOOT
D
A
NC
3
PGND
JP4
JP2
PGND
PGND
TO
SUBWOOFER
PGND
SE/BTL
2xBTL
Chan2
Chan2
J2-2
Ch1-
Thu Mar 20, 2008
OUTPUTS
Sub-
Chan4
J3-2
Ch2-
JP3/4
OUT
FROM MC-57xx
STRAP
2.0/2.1/4.0 SE/BTL TAS5706 Eval Board
TAS5706EVM2.SCH
BOM ONLY
DAUGHTERCARD
DECOUPLING
OUTPUT CONFIGURATIONS
TAS5706
A
PAP
U1
RYAN KEHR, DON DAPKUS, Y B QUEK, STEPHEN CRUMP
TAS5706
A
2.0/2.1/4.0 SE/BTL Evalulation Board