www.ti.com
Board Layout
5
Board Layout
Figure 2. Top Layer
Figure 3. Bottom Layer (GND)
See the LP8861-Q1 datasheet (
SNVSA50
) for PCB layout guidelines.
7
SNVU456 – July 2015
LP8861-Q1EVM Evaluation Module
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated