SPI HEADER
SYNC Level Translation
CLKin Select 0
270
R136
33
R100
27k
R106
33
R107
100pF
C107
270
R138
33
33
R137
R135
SYNC
CLKin_SEL1
CLKin_SEL0
SCK
SDIO
CS*
33
R103
RESET
CLKin Select 1
100pF
C104
33
R68
100pF
C106
100pF
C105
27k
R65
27k
R75
Vcc
Vcc
Vcc
27k
R71
27k
R139
Vcc
33
The pull-down resistors on CS*, SCK, SDIO
pins are to be used only in the case of 5V logic.
R72
0
R73
0
R67
1
2
3
4
5
6
7
8
9
10
J43
USB2ANY
TP11
CLKin_SEL1
TP10
CLKin_SEL0
TP14
SCK
TP17
SDIO
TP19
CS*
TP13
RESET
Red
2V
1
2
D1
Red
2V
1
2
D2
1
J44
2
3
4
5
SYNC
SYNC to have direct
0
run from SMA to pin
without stub.
R108
TP15
TEST
TP20
SYNC
33
R140
IO_LVL_SEL
IOLVL
TP12
IOLVL
Status_LD1
Status_LD2
Status_LD2
270
Status_LD1
R110
270
R102
TP18
Status_LD1
TP21
Status_LD2
Green
2.1V
1
2
D3
Green
2.1V
1
2
D4
TP16
GND
Schematics
17
SNAU252 – June 2020
Copyright © 2020, Texas Instruments Incorporated
LMK04832EVM-CVAL User’s Guide
Figure 10. Schematic - Digital