Table 7-29. OPOL_DPOL Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
4
OPOL0
R/W
0h
Button Output Polarity for OUT0 Pin
0h = Active low (Default)
1h = Active high
3
DPOL3
R/W
1h
Processed Button Algorithm Data Polarity for Channel 3
0h = BTN_DATA3 decreases as fSENSOR3 increases
1h = DATA3 increases as fSENSOR3 increases.
2
DPOL2
R/W
1h
Processed Button Algorithm Data Polarity for Channel 2
0h = BTN_DATA2 decreases as fSENSOR2 increases
1h = DATA2 increases as fSENSOR2 increases.
1
DPOL1
R/W
1h
Processed Button Algorithm Data Polarity for Channel 1
0h = BTN_DATA1 decreases as fSENSOR1 increases
1h = DATA1 increases as fSENSOR1 increases.
0
DPOL0
R/W
1h
Processed Button Algorithm Data Polarity for Channel 0
0h = BTN_DATA0 decreases as fSENSOR0 increases
1h = DATA0 increases as fSENSOR0 increases.
7.5.1.28 CNTSC Register (Offset = 1Eh) [Reset = 55h]
CNTSC Register Field Descriptions
.
Return to the
Counter scale
Table 7-30. CNTSC Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
CNTSC3
R/W
1h
Counter Scale for Channel 3
Refer to Scaling Frequency Counter Output section for more
information.
0h = CNTSC3 is 0
1h = CNTSC3 is 1
2h = CNTSC3 is 2
3h = CNTSC3 is 3
5-4
CNTSC2
R/W
1h
Counter Scale for Channel 2
Refer to Scaling Frequency Counter Output section for more
information.
0h = CNTSC2 is 0
1h = CNTSC2 is 1
2h = CNTSC2 is 2
3h = CNTSC2 is 3
3-2
CNTSC1
R/W
1h
Counter Scale for Channel 1
Refer to Scaling Frequency Counter Output section for more
information.
0h = CNTSC1 is 0
1h = CNTSC1 is 1
2h = CNTSC1 is 2
3h = CNTSC1 is 3
SNOSDD0 – DECEMBER 2021
28
Copyright © 2021 Texas Instruments Incorporated