background image

GATE1 - 10 V/div

FAULT - 5 V/div

STAT - 5 V/div

PG - 5 V/div

PSI - 100 mV/div

GATE2 - 10 V/div

GATE1 - 10 V/div

LOAD - 200 mV/div

www.ti.com

Scope Traces

9

SLVU181B – October 2006 – Revised September 2019

Submit Documentation Feedback

Copyright © 2006–2019, Texas Instruments Incorporated

TPS2410 EVM (HPA204)

Figure 5. PSI Set to Standby

Figure 6. PSI Set to Standby

Содержание HPA204

Страница 1: ...Using the TPS2410EVM User s Guide Literature Number SLVU181B October 2006 Revised September 2019 ...

Страница 2: ...tion 1 Introduction The TPS2410 controls an N channel MOSFET to operate in circuit as an ideal diode The MOSFET source and drain voltages are monitored by TPS2410 pins A and C The TPS2410 drives the MOSFET gate high if VAC exceeds 10 mV and turns the MOSFET off if VAC falls below a threshold that is both programmable and dependent on the choice of TPS2410 or TPS2411 The TPS2410 has a turn off poin...

Страница 3: ...EDs It is jumper selected to power VDD on the TPS2410s and the glitch circuit if the control voltage is less than 3 0 V The status outputs turn on LEDs to give a visual condition of the system Fault power good and gate status are displayed The Glitch maker discussed in the Test Methods Section applies a 1 Ω load to the input supply for 100 μs This disruption allows the user to scope test points an...

Страница 4: ...n channel 2 In single or parallel configurations the body diode of the MOSFET limits VAC to 0 7 V For back to back MOSFETs there could be a danger of exceeding the VAC operating maximum 5 V The VAC protect circuit is a low powered FET that is turned on when VAC approaches the maximum 3 LED Indicators Each channel has LED indicators for fault FLTB gate status STAT and power good PG Table 1 summariz...

Страница 5: ... voltage is greater than 5 V Jump J8 1 2 to use the 5 V supply when PS1 is less than 5 V J16 Jumper J16 2 3 connects pin C to the load for single or parallel FETs Connect J16 1 2 to protect the pin A and C inputs when output FETs are configured back to back 3 5 Procedure Jumper Set Up An initial jumper setup is recommended in Table 2 The module has flexibility to operate in other modes Change jump...

Страница 6: ...each input voltage selected and re adjust these pots when the input voltage range is changed For this example PS1 and PS2 are 12 V 20 Set PS1 to the undervoltage set point 9 6 V and adjust R13 until TP7 measures 0 6 V reference Table 4 Set PS1 to the overvoltage set point 14 4 V and adjust R12 until TP10 measures 0 6 V Complete this procedure for channel 2 Set the power supply voltages PS1 and PS2...

Страница 7: ...Jumpers can be set as in Table 2 Turn the power supplies to the application typical volts for this paper we will use 12 V The load is shared between the supplies Both gates will be on and the power supply current meters show output Decrease one supply voltage slightly and note the gate on that channel pass FET turn off and the other channel FET gate increases to keep the FET on to supply the load ...

Страница 8: ... PSI 1 V div GATE2 10 V div LOAD 1 V div Scope Traces www ti com 8 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 4 Scope Traces Figure 3 PSI Shorted Loaded Figure 4 PSI Glitched ...

Страница 9: ...ATE2 10 V div GATE1 10 V div LOAD 200 mV div www ti com Scope Traces 9 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 5 PSI Set to Standby Figure 6 PSI Set to Standby ...

Страница 10: ...div FAULT 5 V div PG 5 V div Scope Traces www ti com 10 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 7 PS2 On PSI Turned On From Standby Figure 8 PSI Turned On From Standby ...

Страница 11: ...Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 5 Schematics Schematics of TPS2410EVM and TPS2411EVM is shown in Figure 9 Figure 10 and Figure 11 Schematics of TPS2411EVM 096 is shown in Figure 12 Figure 13 and Figure 14 Figure 9 ...

Страница 12: ... Schematics www ti com 12 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 10 ...

Страница 13: ...www ti com Schematics 13 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 11 ...

Страница 14: ...atics www ti com 14 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 12 TPS2411EVM 096 Schematic Sheet 1 ...

Страница 15: ...i com Schematics 15 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 13 TPS2411EVM 096 Schematic Sheet 2 ...

Страница 16: ...2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 14 TPS2411EVM 096 Schematic Sheet 3 6 EVM Assembly Drawings and PCB Layout Assembly Drawings and PCB Layout for TPS2410EVM and TPS2411EVM are shown in Figure 15 through Figure 18 Assembly Drawings and PCB Layout for TPS2411EVM 096 are shown in Figure 19 through Figure 24 ...

Страница 17: ...M Assembly Drawings and PCB Layout 17 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 15 TPS2410EVM Top Overlay ...

Страница 18: ...wings and PCB Layout www ti com 18 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 16 TPS2410EVM Internal Layer 1 ...

Страница 19: ...ssembly Drawings and PCB Layout 19 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 17 TPS2410EVM Internal Layer 2 ...

Страница 20: ...rawings and PCB Layout www ti com 20 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 18 TPS2410EVM Bottom Layer ...

Страница 21: ...and PCB Layout 21 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 19 TPS2411EVM 096 Top Overlay Figure 20 TPS2411EVM 096 Top Layer ...

Страница 22: ...w ti com 22 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 21 TPS2411EVM 096 Internal Layer 1 Figure 22 TPS2411EVM 096 Internal Layer 2 ...

Страница 23: ... PCB Layout 23 SLVU181B October 2006 Revised September 2019 Submit Documentation Feedback Copyright 2006 2019 Texas Instruments Incorporated TPS2410 EVM HPA204 Figure 23 TPS2411EVM 096 Bottom Layer Figure 24 TPS2411EVM 096 Bottom Overlay ...

Страница 24: ... 25 V 22 μF X5R 20 1210 ECJ4YB1E226M100M 6 D1 D3 D6 D8 Diode LED green 0 114 0 049 inch LN1371G 4 D4 D5 D9 D10 Diode zener 4 3 V 350 mW SOT 23 BZX84C4V3T 0 E1 E6 Pad TH DNP 0 038 inch 8 J1 J3 J4 J6 J9 J13 J15 J17 Header 2 pin 100 mil spacing 36 pin strip 0 100 inch 2 PTC36SAAN 4 J2 J8 J14 J16 Header 3 pin 100 mil spacing 36 pin strip 0 100 inch 3 PTC36SAANl 1 J20 Terminal block 2 pin 6 A 3 mm to 5...

Страница 25: ...μF X7R 10 0603 C0603X223K5RACTU 1 C17 Capacitor ceramic 25 V 1 μF X5R 10 0805 08053D105KAT2A 2 C2 C19 Capacitor ceramic 50 V 3300 pF X7R 10 0603 885012206086 0 C3 C4 C21 C22 Capacitor ceramic 50 V 1 nF X7R 10 0603 885012206083 2 C5 C20 Capacitor ceramic 50 V 220 pF X7R 10 0603 C0603C221K5RACTU 7 C6 C9 C11 C16 C23 C26 Capacitor Aluminium Polymer SM 100 μF 20 V 20 G Case 20SVP100M 7 C7 C8 C12 C15 C2...

Страница 26: ...R0ELF 2 R17 R30 Resistor chip 1 kΩ 1 16 W 1 0603 RC0603FR 071KL 1 R18 Resistor chip 2 kΩ 1 10 W 5 0603 RC0603JR 072KL 4 R2 R3 R20 R21 Resistor chip 270 Ω 1 8 W 5 0805 CRCW0805270RJNEA 0 R4 R22 Resistor chip 10 2 kΩ 1 10 W 1 0603 CRCW060310K2FKEA 4 R10 R11 R28 R29 Resistor chip 10 kΩ 1 10 W 1 0603 ERJ 3EKF1002V 0 R9 R27 Resistor chip 40 2 kΩ 1 10 W 1 0603 ERJ 3EKF4022V 1 S1 Switch 1P1T 50 mA 12 V 3...

Страница 27: ...tation Feedback Copyright 2006 2019 Texas Instruments Incorporated Revision History Revision History Changes from A Revision February 2012 to B Revision Page Updated the Schematics section 11 Updated the EVM Assembly Drawings and PCB Layout section 16 Updated the List of Materials section 24 ...

Страница 28: ...other than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control techniques are used to the extent TI deems necessary TI does not test all parameters of each EVM User s claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects...

Страница 29: ... These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions may cause harmful interference to radio communications However there is no guarantee that interference will not occur in a particular installation...

Страница 30: ...y for convenience and should be verified by User 1 Use EVMs in a shielded room or any other test facility as defined in the notification 173 issued by Ministry of Internal Affairs and Communications on March 28 2006 based on Sub section 1 1 of Article 6 of the Ministry s Rule for Enforcement of Radio Law of Japan 2 Use EVMs only after User obtains the license of Test Radio Station as provided in R...

Страница 31: ... any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees affiliates contractors or designees 4 4 User assumes all...

Страница 32: ...OR DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthermore no return of EVM s will be accepted if the package has been opened and no return of the EVM s will be accepted if they are damaged or otherwise not in a resalable condition If User feels it has...

Страница 33: ...se resources are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of these resources is prohibited No license is granted to any other TI intellectual property right or to any third party intellectual property right TI disclaims responsibility for...

Отзывы: