Texas Instruments DS160PR412-421EVM, Руководство пользователя

Страница: 5 / 24

2.4 DS160PR412 and DS160PR421 Equalization Control
Each channel of the DS160PR412 and DS160PR421 features a continuous-time linear equalizer (CTLE) that
applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion
loss effects of the passive channel.
Table 2-4 shows available equalization boost through EQ control pins (EQ1
and EQ0) for all channels when in Pin Control mode (MODE = L0).
Table 2-4. Equalization Control Settings
EQ INDEX EQ1 PIN LEVEL EQ0 PIN LEVEL CTLE BOOST AT 4 GHz (dB) CTLE BOOST AT 8 GHz (dB)
0 L0 L0 –0.25 –0.5
1 L0 L1 2.0 4.0
2 L0 L2 2.5 5.0
3 L0 L3 3.0 6.0
4 L1 L0 4.0 7.0
5 L1 L1 4.5 7.5
6 L1 L2 5.0 8.0
7 L1 L3 6.0 9.5
8 L2 L0 7.0 10
9 L2 L1 8.0 11
10 L2 L2 8.5 12.5
11 L2 L3 9.0 13
12 L3 L0 9.5 14.5
13 L3 L1 10.0 15
14 L3 L2 10.5 16.0
15 L3 L3 12 18
The equalization gain of each channel of each device can also be set by writing to SMBus / I2C registers in I2C
Mode. See the
DS160PR412, DS160PR421 Programming Guide for details.
2.5 DS160PR412 and DS160PR421 RX Detect State Machine
Each DS160PR412 and DS160PR421 deploys an RX Detect state machine that governs the RX detection cycle
as defined in the PCI Express specification. At power up or after a manually triggered event, the redriver
determines whether or not a valid PCI Express termination is present at the far end of the link. The
RX_DET/SCL pin of DS160PR412 and DS160PR421 provides additional flexibility to system designers to
appropriately set the device in their desired mode, according to
Table 2-5 .
www.ti.com Description
SNLU288 – DECEMBER 2020
Submit Document Feedback
DS160PR412-421EVM Evaluation Module 5
Copyright © 2020 Texas Instruments Incorporated