Texas Instruments BQ769142, Руководство пользователя

Страница: 23 / 80

Typical values stated where T
A
= 25°C and V
BAT
= 59.2 V, min/max values stated where T
A
= -40°C to 85°C and V
BAT
= 4.7 V
to 80 V (unless otherwise noted)
(1)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
LOW
Low period of the SCL clock
(2)
1.3 µs
t
HIGH
High period of the SCL clock
(2)
600 ns
t
SU:STA
Setup repeated START
(2)
600 ns
t
HD:DAT
Data hold time (SDA input)
(2)
0 ns
t
SU:DAT
Data setup time (SDA input)
(2)
100 ns
t
r
Clock rise time
(2)
10% to 90% 300 ns
t
f
Clock fall time
(2)
90% to 10% 300 ns
t
SU:STO
Setup time STOP condition
(2)
0.6 µs
t
BUF
Bus free time STOP to START
(2)
1.3 µs
t
RST
I
2
C bus reset
(2)
Bus interface is reset if SCL is detected
low for this duration
1.9 2.1 s
R
PULLUP
Pullup resistor
(3)
Pullup voltage rail ≤ 5 V 1.5 kΩ
(1) Operation with V
BAT
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
5.5 V or 11 V mode), the maximum voltage on V
BAT
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
their maximum specified voltage.
(2) Specified by design
(3) Specified by characterization
7.29 Timing Requirements - HDQ Interface
Typical values stated where T
A
= 25°C and V
BAT
= 59.2 V, min/max values stated where T
A
= -40°C to 85°C and V
BAT
= 4.7 V
to 80 V (unless otherwise noted)
(1)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
B
Break Time
(2)
190 µs
t
BR
Break Recovery Time
(2)
40 µs
t
HW1
Host Write 1 Time
(2)
Host drives HDQ 0.5 50 µs
t
HW0
Host Write 0 Time
(2)
Host drives HDQ 86 145 µs
t
CYCH
Cycle Time, Host to device
(2)
Device drives HDQ 190 µs
t
CYCD
Cycle Time, device to Host
(2)
Device drives HDQ 190 205 250 µs
t
DW1
Device Write 1 Time
(2)
Device drives HDQ 32 50 µs
t
DW0
Device Write 0 Time
(2)
Device drives HDQ 80 145 µs
t
RSPS
Device Response Time
(2) (4)
Device drives HDQ 190 µs
t
TRND
Host Turn Around Time
(2)
Host drives HDQ after device drives HDQ 210 µs
t
RISE
HDQ Line Rising Time to Logic 1
(2)
1.8 µs
t
RST
HDQ Bus Reset
(2)
Host holds bus low to initiate device
interface reset
1.9 2.1 s
R
PULLUP
Pullup Resistor
(3)
Pullup voltage rail ≤ 5 V 1.5 kΩ
(1) Operation with V
BAT
up to 80 V is supported when the charge pump is not in operation. Whenever the charge pump is in operation (in
5.5 V or 11 V mode), the maximum voltage on V
BAT
should be reduced to ensure the voltage on CP1, CHG, and DSG does not exceed
their maximum specified voltage.
(2) Specified by design
(3) Specified by characterization
(4) Response time will vary depending on the internal device processing
www.ti.com
BQ769142
SLUSE91A – SEPTEMBER 2020 – REVISED FEBRUARY 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23
Product Folder Links: BQ769142