Texas Instruments ADS1x48EVM Скачать руководство пользователя страница 20 | Manualshive

Страница: 20 / 48

Texas Instruments ADS1x48EVM Скачать руководство пользователя страница 20

3.5.3.2 Connecting a 2-Wire RTD Using a High-Side R

REF

to J6 on the ADS1x48EVM

shows how to connect a 2-wire RTD using a high-side R

REF

configuration to J6.

REFP1

REFN1

AIN0

REFP1

REFN1

R

T

D

RTD_A

RTD_B

RTD_C

IEXC1

AIN3

AIN2

JP3

JP4

JP5

IEXC2

IEXC2

AIN1

IDA C

JP6

Figure 3-14. Connection Diagram for a 2-Wire RTD Using a High-Side R

REF

also shows that for this RTD configuration, the RTD is connected to REFN1 and RTD_B.

Additionally, jumpers JP4, JP5, and JP6 are connected whereas jumper JP3 is disconnected. Finally, the AIN1
pin on the ADS1x48 is configured to be a current source and the measurement is taken between AIN0 and AIN3.

summarizes the necessary connections and ADC configuration settings.

ADS1x48EVM Overview

20

ADS1x48EVM Evaluation Module

SBAU378A – SEPTEMBER 2021 – REVISED JANUARY 2022

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

«
...
18
19
20
21
22
...
»

Содержание ADS1x48EVM

Страница 1: ...nto the ADS1x48 devices enable precision measurement for many types of analog temperature sensors including thermocouples resistance temperature detectors RTDs and thermistors This user s guide descri...

Страница 2: ...ut Connections 12 4 ADS1x48EVM GUI 28 4 1 Home 28 4 2 Data Capture 31 4 3 Register Map 33 5 Bill of Materials Printed Circuit Board Layout and Schematic 36 5 1 Bill of Materials 36 5 2 Printed Circuit...

Страница 3: ...IDAC and a High Side RREF 22 Figure 3 17 Connection Diagram for a 3 Wire RTD Using Two IDACs and a Low Side RREF 23 Figure 3 18 Connection Diagram for a 3 Wire RTD Using Two IDACs and a High Side RREF...

Страница 4: ...nal Block J6 to ADC Connections 17 Table 3 5 ADS1x48EVM Settings for Different RTD Types 26 Table 5 1 Bill of Materials 36 Trademarks Firefox is a trademark of Mozilla Foundation Chrome is a trademark...

Страница 5: ...d listed in Table 3 2 The combined ADS1x48EVM and PAMBoard incorporate the following features ADS1x48 a 16 or 24 bit delta sigma ADC with eight input channels Input terminal block and jumper configura...

Страница 6: ...rd directly to a USB port on the computer Do not connect the cable through a USB hub 5 Open up the web based GUI available on the EVM landing page ADS1148EVM PDK or ADS1248EVM PDK a First time users m...

Страница 7: ...gulator uses this 5 5 V output to provide clean and stable 5 V and 3 3 V supplies from the PAMBoard to the ADS1x48EVM Two LEDs light up on the PAMBoard as shown in Figure 3 1 when the USB cable is plu...

Страница 8: ...accept a digital supply voltage DVDD range from 2 7 V to 5 25 V On the ADS1x48EVM the ADS1x48 DVDD is a fixed value of 3 3 V As with AVDD this 3 3 V DVDD is sourced from the USB power supply voltage...

Страница 9: ...aximum flexibility Table 3 1 details these four options Figure 3 3 shows the location of each VREF option highlighted in yellow as well as each VREF test point highlighted in red Table 3 1 Summary of...

Страница 10: ...his pin is marked GND on the ADS1x48EVM silkscreen Enable an external clock by connecting the shunt to the JP2 1 pin on the JP2 header This pin is marked EXT_CLK on the ADS1x48EVM silkscreen When the...

Страница 11: ...2 Use these connection points for troubleshooting the SPI communication with a logic analyzer or to attach an external MCU to control the ADS1x48EVM without the PAMBoard Figure 3 5 ADS1x48EVM to PAMBo...

Страница 12: ...rminal Block Input Description J5 and J6 Terminal Block Input Label Description J5 1 TC Positive thermocouple general purpose input J5 2 TC Negative thermocouple general purpose input J5 3 REF5025 2 5...

Страница 13: ...e DNP and therefore do not come installed on the EVM To use the pullup and pulldown resistor method install 1 M to 10 M resistors in the aforementioned locations With these resistors installed the the...

Страница 14: ...n report This document also discusses the need for cold junction compensation CJC which is used in conjunction with the thermocouple voltage to derive the measured temperature The ADS1x48EVM includes...

Страница 15: ...shows two DNP components a thermistor RT1 and a 10 k linearization resistor R14 RT1 can be used for CJC for thermocouple measurements see Section 3 5 2 1 R14 helps linearize the thermistor output volt...

Страница 16: ...more accurate thermocouple measurement Figure 3 11 PCB Layout for J5 Terminal Block Showing Copper Pours for CJC Measurement As discussed in Section 3 5 2 and in Figure 3 9 thermistor RT1 is not popu...

Страница 17: ..._C 0 01uF C5 1000pF C2 1000pF C6 4 12k R10 4 12k R12 4 02k R11 GND GND GND 1 2 3 4 5 6 J6 GND GND JP3 JP4 JP5 JP6 Figure 3 12 RTD Input Structure on the ADS1x48EVM Table 3 4 ADS1x48EVM Terminal Block...

Страница 18: ...ns can be measured with the ADS1x48EVM including 2 wire RTD using a low side RREF 2 wire RTD using a high side RREF 3 wire RTD using one IDAC and a low side RREF 3 wire RTD using one IDAC and a high s...

Страница 19: ...Figure 3 13 also shows that for this RTD configuration the RTD is connected to REFP1 and RTD_B Additionally jumpers JP3 and JP4 are connected whereas jumpers JP5 and JP6 are disconnected Finally the...

Страница 20: ...14 also shows that for this RTD configuration the RTD is connected to REFN1 and RTD_B Additionally jumpers JP4 JP5 and JP6 are connected whereas jumper JP3 is disconnected Finally the AIN1 pin on the...

Страница 21: ...D configuration the RTD is connected to REFP1 RTD_A and RTD_B Additionally jumpers JP3 and JP4 are connected whereas jumpers JP5 and JP6 are disconnected Moreover the IEXC1 current source is enabled F...

Страница 22: ...ation the RTD is connected to REFN1 RTD_A and RTD_B Additionally jumpers JP4 JP5 and JP6 are connected whereas jumper JP3 is disconnected Moreover the AIN1 pin on the ADS1x48 is configured to be a cur...

Страница 23: ...ow Side RREF Figure 3 17 also shows that for this RTD configuration the RTD is connected to REFP1 RTD_A and RTD_B Additionally jumpers JP3 and JP4 are connected whereas jumpers JP5 and JP6 are disconn...

Страница 24: ...ws that for this RTD configuration the RTD is connected to REFN1 RTD_A and RTD_B Additionally jumpers JP4 JP5 and JP6 are connected whereas jumper JP3 is disconnected Finally the AIN1 pin on the ADS1x...

Страница 25: ...gure 3 19 also shows that for this RTD configuration the RTD is connected to REFP1 RTD_A RTD_B and RTD_C Additionally jumper JP3 is connected whereas jumpers JP4 JP5 and JP6 are disconnected Finally t...

Страница 26: ...on settings 3 5 3 9 Summary of ADS1x48EVM RTD Configuration Settings Table 3 5 summarizes the required IDAC jumper and analog input channel settings to measure each RTD configuration using the ADS1x48...

Страница 27: ...on J5 as General Purpose Signal Inputs As Figure 3 21 shows resistors R24 and R23 are not populated by default resulting in a set of analog inputs that are only subject to the differential filter cuto...

Страница 28: ...1x48EVM Home Data Capture Register Map The following sections step through each GUI page in more detail 4 1 Home The Home page is the GUI start up landing page The Home page provides a high level over...

Страница 29: ...ce name Clicking the icon as shown in Figure 4 3 displays specific information regarding the ADS1x48EVM Figure 4 3 Connected Hardware Information www ti com ADS1x48EVM GUI SBAU378A SEPTEMBER 2021 REVI...

Страница 30: ...provides a way to display the current COM port settings in a pop up dialog with options to change the COM port or reconfigure the settings as necessary 4 1 1 3 Tools Menu The Tools drop down menu offe...

Страница 31: ...ired input signal amplification SELFOCAL button for performing a device ADC offset calibration Figure 4 6 Capture Settings Slide Out To collect data select the number of Samples to collect in the uppe...

Страница 32: ...the standard deviation within the data set Pk to Pk representing the total noise peak to peak within the data set Eff Res representing the effective resolution as number of bits with the value in pare...

Страница 33: ...ee dynamic range THD or total harmonic distortion SINAD or signal to noise and distortion ENOB or effective number of bits Harmonics The FFT plot is rather meaningless for dc input voltages However a...

Страница 34: ...Bits menu to toggle the bit settings As the bit settings change the Field View options also change to the corresponding register setting 4 3 1 Register Read and Write Options Figure 4 11 highlights th...

Страница 35: ...turned off Figure 4 12 Auto Read Options 4 3 1 2 Write Register Options The GUI default option for register writes is Immediate Write When Immediate Write is selected any register configuration change...

Страница 36: ...eader 2mm 2x1 Tin TH TMM 102 01 T S Samtec R1 R2 R7 R8 R17 5 RES 10 0 k 1 0 1 W 0603 RC0603FR 0710KL Yageo R3 1 RES 470 5 0 1 W 0603 RC0603JR 07470RL Yageo R4 1 RES 390 1 0 1 W 0603 RC0603FR 07390RL Y...

Страница 37: ...bit 2kSPS 8 Ch Delta Sigma ADC for Precision Sensor Measurement PW0028A TSSOP 28 ADS1248IPWR or ADS1148IPWR Texas Instruments R14 0 RES 10 0 k 1 0 1 W 0603 RC0603FR 0710KL Yageo R23 R24 0 RES 10 0 M 1...

Страница 38: ...tom layer yellow top silkscreen internal GND layers not shown Figure 5 1 Composite PCB Layout Bill of Materials Printed Circuit Board Layout and Schematic www ti com 38 ADS1x48EVM Evaluation Module SB...

Страница 39: ...round Layer 1 Figure 5 5 Internal Ground Layer 2 www ti com Bill of Materials Printed Circuit Board Layout and Schematic SBAU378A SEPTEMBER 2021 REVISED JANUARY 2022 Submit Document Feedback ADS1x48EV...

Страница 40: ...ottom Silkscreen Bill of Materials Printed Circuit Board Layout and Schematic www ti com 40 ADS1x48EVM Evaluation Module SBAU378A SEPTEMBER 2021 REVISED JANUARY 2022 Submit Document Feedback Copyright...

Страница 41: ...1 2 3 JP2 CLK_EXT CLK_EXT DRDY 0 1 R6 3V3 AVDD GND SCLK EEPROM_WE SCL_LP SDA_LP IEXC1 IEXC2 START 10 0k R7 10 0k R8 10 0M R24 DNP AVDD 10 0M R23 DNP 4 12k R16 4 12k R13 REFOUT 0 01uF C10 0 01uF C12 1...

Страница 42: ...22 from Revision September 2021 to Revision A January 2022 Page Deleted inclusive terminology from document 5 Changed EVM landing page links to correct locations throughout document 6 Revision History...

Страница 43: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Страница 44: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Страница 45: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Страница 46: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Страница 47: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Страница 48: ...change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of thes...

Отзывы:

Нет отзывов