
www.ti.com
3.3.1
Control Connector Pinout
Digital Interface
Table 6. Assignment and Function at J18 (continued)
Description
Signal
Connector Pin
Connector Pin
Description
N/C
J18.39
J18.40
Ground
Table 7. Assignment and Function at J2
Description
Signal
Connector Pin
Connector Pin
Signal
Description
Ground
Ground
J2.1
J2.2
N/C
Ground
Ground
J2.3
J2.4
N/C
Ground
Ground
J2.5
J2.6
D0
Buffered data bit 0 (LSB)
Ground
Ground
J2.7
J2.8
D1
Buffered data bit 1
Ground
Ground
J2.9
J2.10
D2
Buffered data bit 2
Ground
Ground
J2.11
J2.12
D3
Buffered data bit 3
Ground
Ground
J2.13
J2.14
D4
Buffered data bit 4
Ground
Ground
J2.15
J2.16
D5
Buffered data bit 5
Ground
Ground
J2.17
J2.18
D6
Buffered data bit 6
Ground
Ground
J2.19
J2.20
D7
Buffered data bit 7
Ground
Ground
J2.21
J2.22
D8
Buffered data bit 8
Ground
Ground
J2.23
J2.24
D9
Buffered data bit 9
Ground
Ground
J2.25
J2.26
D10
Buffered data bit 10
Ground
Ground
J2.27
J2.28
D11
Buffered data bit 11
Ground
Ground
J2.29
J2.30
D12
Buffered data bit 12
Ground
Ground
J2.31
J2.32
D13
Buffered data bit 13
Ground
Ground
J2.33
J2.34
D14
Buffered data bit 14
Ground
Ground
J2.35
J2.36
D15
Buffered data bit 15
Ground
Ground
J2.37
J2.38
N/C
Ground
Ground
J2.39
J2.40
DRDY_OUT
The ADC is controlled by the signals that originate from J10/P10. The assignment and function of each pin
is given in
.
Table 8. Assignment and Function at J10/P10
Description
Signal
Connector Pin
Connector Pin
Signal
Description
Chip Select signal from host
HOST_CSa
(1)
J10.1
J10.2
GROUND
processor
Write signal from host processor
HOST_WR
J10.3
J10.4
GROUND
Read signal from host processor
HOST_RD
(1)
J10.5
J10.6
GROUND
N/C
J10.7
J10.8
GROUND
N/C
J10.9
J10.10
GROUND
Address signal from host
HOST_A2
(1)
J10.11
J10.12
GROUND
processor
Address signal from host
HOST_A3
(1)
J10.13
J10.14
GROUND
processor
Out of Range signal
OTR_INT
J10.15
J10.16
GROUND
J10.17
J10.18
GROUND
Data Ready or inverted Data
DRDY_OUT
J10.19
J10.20
GROUND
Ready signal
(1)
Factory-set condition is to short these signals to ground.
SLAU180A – May 2006 – Revised August 2006
ADS1610EVM
7