73M1903 DEMO BOARD User’s Manual
Revision 1.2
22 of 32
© Copyright 2005 TERIDIAN Semiconductor Corporation
4.2 DEMO BOARD SCHEMATIC DIAGRAM
There are few variations of 73M1903 Demo boards available. One of them is the Low cost minimum feature US DAA design. And another one is the full-featured CTR21
compliant DAA design with parallel phone pickup detection circuit. And the other is a US High speed DAA design. These schematics are shown here.
2
4
6
8
10
12
14
16
18
20
1
3
5
7
9
11
13
15
17
19
JS1 CONN SOCKET 10x2
R48
0
R49
0
+
C9
3.3uF
C10
0.1uF
VCCD
FS
Ring/LREV Circuit
VCCD
SCLK
R42 0
R43 0
1
2
JP1
FS MODE
1
2
JP3
GATED CLK
VCCD
or
1
TP13
RESET
Y1
24.576 MHz
C14
33pF
C20
27pF
GPIO1
4
GPIO2
5
GPIO3
6
FS
7
SC
LK
8
RST
9
VPA
10
TXAN
11
TXAP
12
VBG
13
RXAN
14
RXAP
15
VNA
16
VN
PPL
17
XOU
T
18
XIN
19
VPPLL
20
CL
K
O
UT
21
VN
D
22
GPIO4
23
GPIO5
24
VPD
25
NC
26
TYPE
27
SCKMODE
28
SDIN
29
GPIO6
30
GPIO7
31
SDOUT
32
VN
D
1
VPD
2
GPIO0
3
U10
73M1903-32QFN
R28 120K
L2
NLV32T-4R7
1
TP12
CLKOUT
L1
NLV32T-4R7
1
2
4
6
5
U2
LDA111
Title
Size
Document Number
Rev
Date:
Sheet
of
73M1903-32 REV C.DSN
D
73M1903 Demo Board-Low Speed 32 TQFP/MLF
TDK Semiconductor Corp.
B
1
1
Thursday, May 12, 2005
L4
NLC322522T-4R7M
L3
NLC322522T-4R7M
1
2
3
J2
HEADER3
1
2
4
3
U4
TLP627
1 2 3
J1
HEADER3
R13
232
R15
232
R17
38K
R20 62K
R22
38K
R23
62K
C3
0.15uF
C5
0.15uF
VCCA
1
2
3
4
5
6
7
8
9
10
JP2
HEADER 5X2
HOOK
AFEOUT
SCLK
+
C6
3.3uF
+
C7
10uF
FS
C11
0.1uF
C12
0.1uF
C13
0.1uF
4
1
3
2
-
+
U5
HD04
VCCD
VCCD
VCCA
VCCD
RINGD
RINGD
O
1
I
3
S
2
J4
power connector
1
TP1
GND
1
TP2
VCCA
1
TP3
TIP
1
TP4
RING
RESET
GND
1
TP6
RXAN
1
TP7
TXAN
R26 0
1
TP8
TRAN1
R27 0
1
TP9
TRAN2
R30 0
1
TP10
RXAP
1
TP11
TXAP
R31 0
SCLK
R32 0
FS
RESET
R33 0
AFEIN
AFEOUT
R34 0
R35 0
R36 0
R37 0
R38 0
R39 0
R40 0
R41 0
Various combinations of R26,
R27, & R30-47 can be used to
select different connections to JS1
GPIO1
4
GPIO2
5
GPIO3
6
FS
7
SC
LK
8
RST
9
VPA
10
TXAN
11
TXAP
12
VBG
13
RXAN
14
RXAP
15
VNA
16
VN
PPL
17
XOU
T
18
XIN
19
VPPLL
20
CL
K
O
UT
21
VN
D
22
GPIO4
23
GPIO5
24
VPD
25
NC
26
TYPE
27
SCKMODE
28
SDIN
29
GPIO6
30
GPIO7
31
SDOUT
32
VN
D
1
VPD
2
GPIO0
3
U9
73M1903-TQFP
C21
0.1uF
C18
0.15uF
250V
2
1
D1
BZT52C16S
C19
0.47uF
250V
C4
820nF
E1
Bidir. Thyristor
TB3100H
Diodes, Inc.
3
2
4
1
T1
MIT4115V
Sumida
C17
0.47UF
250V
+
C1 Short (0 Ohms)
R2
2K
C2
Short
AFEIN
VCCD
R24 22K
F1
MF-R015/600
Bourns
PPTC
CID coupling
R11
9.1K
R8
51K
R9
9.1K
ISOLATION BARRIER
HOOK
CID/RING/LREV detection
RING/LIUB/PPUB/LREVB
R47 0
R46 0
C1 and C2 are both shorts when
using Sumida MIT4115V transformer
R16
100
This version supports:
---Caller ID
---PPU-E
---LIU-E
2
1
D8 S1A
HOOK
LIUCK
R45
0
R44
0
1
2
3
4
5
6
J5
RJ-11
2
1
D5
BZT52C22S
2
1
D6
BZT52C22S
Figure 4-1: Schematic Diagram of a U.S. Low Speed Demo Board