Sylvania 6842THG, Руководство по обслуживанию

Страница: 95 / 123

2-2-2 PZ3PDMNF
BLOCK DIAGRAM
BLOCK DIAGRAM FOR DRIVE CIRCUIT OPERATION
Block Diagram for Logic circuit
DC-DC
(Vsc h, Vccf)
Sustain
(Yr, Yf,
Ys, Yg)
Rising ramp
(Yrr)
falling ramp
(Yfr)
Scan period
(Ysc)
Drive signal
from logic
Each
Voltage
from SMPS
Sustain
(Xr, Xf,
Xs, Xg)
Each
Voltage
from SMPS
Drive signal
from log ic
X- bias
(Xe)
Y- out
X- out
DC-DC
(Vsc h, Vccf)
Sustain
(Yr, Yf,
Ys, Yg)
Rising ramp
(Yrr)
falling ramp
(Yfr)
Scan period
(Ysc)
Drive signal
from logic
Each
Voltage
from SMPS
Sustain
(Xr, Xf,
Xs, Xg)
Each
Voltage
from SMPS
Drive signal
from log ic
X- bias
(Xe)
Y- out
X- out
LVDS
INPUT
(CLOCK
R,G,B
V, H Sync.
DE)
UART
Interface
Signal
ASIC
SPS -HI02
128K
DDR
128K
DDR
X, Y
FET
Control
TCP
CLK, DATA
Control
Logic Main Block Diagram