Supero MBD-X10SRA-F-O, Руководство пользователя

Страница: 81 / 135

Chapter 4: AMI BIOS
4-9
Enable SMX
Select Enable to activate SMX speed technology. The options are Enabled
and Disabled.
PPIN Control
Select Enable to unlock the PPIN control. The options are Enabled and
Disabled.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enabled, the hardware prefetcher will prefetch streams of data
and instructions from the main memory to the L2 cache to improve CPU
performance. The options are Disabled and
Enabled .
Adjacent Cache Line Prefetch (Available when supported by the
CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to
Disabled. The CPU prefetches both cache lines for 128 bytes as comprised
if this feature is set to
Enabled .
DCU Streamer Prefetcher (Available when supported by the
CPU)
Select Enabled to enable the DCU (Data Cache Unit) Streamer Prefetcher
which will stream and prefetch data and send it to the Level 1 data cache
to improve data processing and system performance. The options are
Disabled and
Enabled .
DCU IP Prefetcher (Available when supported by the CPU)
Select Enabled for DCU (Data Cache Unit) IP Prefetcher support, which
will prefetch IP addresses to improve network connectivity and system
performance. The options are Disabled and
Enabled .
Direct Cache Access (DCA Support)
Select Enabled to use Intel's DCA (Direct Cache Access) Technology to
improve data transfer efficiency. The options are Enabled and Disabled.
X2APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Con-
troller) support. The options are
Enabled and Disabled.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New
Instructions (NI) to ensure data security. The options are
Enabled and
Disabled.