14
SuperStorage SSG-1129P-ACR10N4L User's Manual
Figure 1-5. Motherboard Layout
1.5 Motherboard Layout
Below is a layout of the X11DPD-M25 with jumper, connector and LED locations shown. See
the table on the following pages for descriptions. For detailed descriptions, pinout information,
and jumper settings, refer to Chapter 4.
Notes:
•
" " indicates the location of pin 1.
•
Jumpers/LED indicators not indicated are used for testing only.
•
Use only the correct type of onboard CMOS battery, as specified by the manufacturer.
Install the onboard battery correctly to avoid any possible explosion.
LAN
CTRL
BIOS
LICENSE
DESIGNED IN USA
MAC CODE
X1
1DPD-M25
REV
:1.02
BAR CODE
IPMI CODE
SAN MAC
MH14
SRW2
(2280)
CPU2
CPU1
SRW4
(2280)
CPU1 SLOT9 PCI-E 3.0 x16
BMC
PCH
CPU1 SLOT6 PCI-E 3.0 x8
CPU2 SLOT5 PCI-E 3.0 x16
COM1
P2_VNME0
SXB1
JSEN1
JF1
FAN6
LEDM1
JPI2C1
JPWR2
FAN5
FAN3
FAN2
FAN1
LE2
S-SATA0~3
JTPM1
M.2-H_2
JPWR3
USB2/3 (3.0)
IPMI_LAN
LED_L0
LE1
JUIDB1
SXB2
JAIOM
JPME2
JWD1
JVRM2
P2_VNME1
BT1
VGA
JRK1
JPL1
JSFP0
JSFP1
LED_L1
USB0/1
M.2-H_1
I-SATA0~7
JL1
FAN4
JPWR1
P1 DIMM C1P1 DIMM C1
P1 DIMM B1P1 DIMM B1
P1 DIMMP1 DIMM
A A
11
P1 DIMMP1 DIMM
A A
22
P1 DIMM D2P1 DIMM D2
P1 DIMM D1P1 DIMM D1
P1 DIMM E1P1 DIMM E1
P1 DIMM F1P1 DIMM F1
P2 DIMM C1P2 DIMM C1
P2 DIMM B1P2 DIMM B1
P2 DIMMP2 DIMM
A A
11
P2 DIMMP2 DIMM
A A
22
P2 DIMM E1P2 DIMM E1
P2 DIMM F1P2 DIMM F1
P2 DIMM D2P2 DIMM D2
P2 DIMM D1P2 DIMM D1
JBT1
JVRM1
JP4