Supermicro SUPERSERVER 6014P-32, Руководство пользователя

Страница: 76 / 126

7-10
S
UPER
S
ERVER 6014P-32/6014P-32R User's Manual
Latency Timer
This setting allows you to set the clock rate for Bus Master. A high-priority,
high-throughout device may benefi t from a greater Clock rate. The options
are Default , 0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h, and 00E0h. For
Unix, Novell and other Operating Systems, please select the option: other.
If a drive fails after the installation of a new software , you might want to
change this setting and try again. Different OS requires different Bus Master
clock rate .
Large Disk Access Mode
This setting determines how large hard drives are to be accessed. The options
are DOS or Other (for Unix, Novellle NetWare and other operating systems).
Advanced Chipset Control
Access the submenu to make changes to the following settings.
Force Compliance Mode
This feature allows you to enable the PCI-Express Compliance Mode. The options
are: Disabled or Enabled.
Memory RAS Feature Control
Select this option in order to enable the special feature of DIMM sparing or memory
mirroring. The options are Mirroring, Sparing and Standard .
Clock Spectrum Feature
If "Enabled", BIOS will monitor the level of Electromagnetic Interference caused by
the components and will attempt to decrease the interference whenever needed.
The options are Enabled and Disabled .
Memory Remap Function Control
Set to Enabled to re-allocate memory resources for PCI slots. The options are
Enabled and Disabled.
DRAM Data Integrity Mode
If enabled, this feature allows the data stored in the DRMA memory to be integrated
for faster data processing. The options are 72-bit ECC, 144-bit ECC, Auto and
Disabled.
ECC Error Type
This setting lets you select which type of interrupt to be activated as a result of an
ECC error. The options are None, NMI (Non-Maskable Interrupt), SMI (System
Management Interrupt) and SCI (System Control Interrupt.)