Supermicro SUPERSERVER 1025C-UR, Руководство пользователя, Страница: 81 / 108

Chapter 7: BIOS
7-13
Adjacent Cache Line Prefetch (Available when supported by the CPU)
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options
are Disabled and Enabled.
Hardware Prefetcher (Available when supported by the CPU)
Set to this option to enabled to enable the hardware components that are used
inconjunction with software programs to prefetch data in order to shorten execu-
tioncycles and maximize data processing effi ciency. The options are Disabled and
Enabled .
Intel <R> Virtualization Technology (Available when supported by the CPU)
Select Enabled to use the feature of Virtualization Technology to allow one platform
to run multiple operating systems and applications in independent partitions, creat-
ing multiple “virtual” systems in one physical computer. The options are Enabled
and Disabled . Note: If there is any change to this setting, you will need to power
off and restart the system for the change to take effect. Please refer to Intel’s web
site for detailed information.
Intel EIST Support (Available if supported by the CPU)
Select Enabled to use the Enhanced Intel SpeedStep Technology and allows the
system to automatically adjust processor voltage and core frequency in an effort
to reduce power consumption and heat dissipation. The options are Enabled and
Disabled . Please refer to Intel’s web site for detailed information.
CPU Cache Control
DCU Prefetch (Available when supported by the CPU)
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options
are Disabled and Enabled.
IP Prefetch (Available when supported by the CPU)
Select Enabled to use CPU Cache Line IP Prefetch. The options are Disabled and
Enabled .
Direct Cache Access (Available when supported by the CPU)
Set to Enable to route inbound network IO traffi c directly into processor caches
to reduce memory latency and improve network performance. The options are
Disabled and Enabled.