57
Chapter 4: Motherboard Connections
Chassis Intrusion
A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable
from the chassis to the header to inform you when the chassis is opened.
Chassis Intrusion
Pin Definitions
Pins
Definition
1
Ground
2
Intrusion Input
SGPIO Headers
The SGPIO1 and SGPIO2 (Serial General Purpose Input/Output) headers are used to
communicate with the enclosure management chip on the backplane.
SGPIO Headers
Pin Definitions
Pin#
Definition
Pin#
Definition
1
Ground
2
DATA IN
3
Ground
4
DATA Out
5
Load
6
Ground
7
Clock
8
NC
NC = No Connection
4-pin BMC External I
2
C Header
A System Management Bus header for IPMI 2.0 is located at JIPMB1. Connect the appropriate
cable here to use the IPMB I
2
C connection on your system. Refer to the table below for pin
definitions.
External I
2
C Header
Pin Definitions
Pin#
Definition
1
Data
2
Ground
3
Clock
4
No Connection
