Sun Microsystems Ultra 5, Руководство по обслуживанию

Страница: 201 / 258

C-1
A P P E N D I X
C
Functional Description
This appendix provides a functional description of the Ultra 5 system.
■
Section C.1 “System” on page C-1
■
Section C.2 “Clocking” on page C-27
■
Section C.3 “Address Mapping” on page C-29
■
Section C.4 “Interrupts” on page C-31
■
Section C.5 “Power” on page C-35
■
Section C.6 “Motherboard” on page C-36
■
Section C.7 “Jumper Descriptions” on page C-37
■
Section C.8 “Enclosure” on page C-40
C.1 System
The Ultra 5 system is an UltraSPARC port architecture (UPA)-based uniprocessor
machine that uses peripheral component interconnect (PCI) as the I/O bus. The CPU
module, APB ASIC (advanced PCI bridge), and UPA graphics communicate with
each other using the UPA64S and PCI protocols. The RISC ASIC routes interrupts to
the CPU module.
This section discusses the following topics:
■
Section C.1.1 “CPU Module” on page C-3
■
Section C.1.2 “PCI-IDE Interface” on page C-4
■
Section C.1.3 “Memory Architecture” on page C-10
■
Section C.1.4 “PCI Riser Board” on page C-15
■
Section C.1.5 “ASICs” on page C-19
■
Section C.1.6 “EBus2 Devices” on page C-21
■
Section C.1.7 “Power and Standby Switching” on page C-26
The following figure shows a functional block diagram of the system unit.