ST X-NUCLEO-SNK1M1, Руководство пользователя

Страница: 7 / 23

1.2.4 USB 2.0 data path and configuration setting
The X-NUCLEO-SNK1M1 expansion board allows STM32 Nucleo development boards that feature a USB2.0
peripheral to expose the D+/D- lines on the Type-C receptacle (CN1).
Most STM32 Nucleo-64 development boards feature this functionality on the ST morpho connector CN10-12 and
CN10-14 pins, whereas
NUCLEO-L412RB-P , NUCLEO-L433RC-P , NUCLEO-L452RE-P and NUCLEO-L476RG
boards map USB2.0 data pins on CN10-33 and CN10-17 pins.
Two couples of resistances has been implemented and connected to the
ECMF02-2AMX6 (U3) USB2.0 data lines
protection to extend the use of this peripheral to all the STM32 Nucleo-64 development boards.
Figure 7. USB2.0 data lines protection ECMF02-2AMX6 (U3) and resistor setup
ZDiff 90 Ohm
DP_Gx_Fx
DM_Gx_Fx
DP_Lx
DM_Lx
GND
N.M.
U3
1
DP1
ECMF02_2AMX6
2
DM2
3
GND
4
NC
5
DM5
6
DP6
0 R12
N.M.
DP
DM
R8 0
R9 0
R13 0
ZDiff 90 Ohm
By default, the X-NUCLEO-SNK1M1 board mounts R8 and R9 resistors fitted to guarantee USB2.0 compatibility
to all the main microcontroller families, but, for the L4 family ( NUCLEO-L412RB-P , NUCLEO-L433RC-P ,
NUCLEO-L452RE-P and NUCLEO-L476RG ) only, they have to be removed and replaced by R12 and R13 solder
bridges.
1.2.5 ST morpho and Arduino UNO V3 connectors
The figure below shows the X-NUCLEO-SNK1M1 expansion board ST morpho and Arduino UNO V3 connectors,
detailing the main connections, functions and configuration settings.
Figure 8. ST morpho and Arduino UNO V3 connectors
VCC
FLT
VBUS
DP_Gx_Fx
DM_Gx_Fx
DP_Lx
DM_Lx
3.3V
GND
GND
GND
GND
3.3V
1 2
3 4
5 6
7 8
9 10
11 12
13
15
16
26
19 20
21 22
23 24
25
27
28
30
31 32
33 34
36
37 38
R6
40.2k
CN6
1
2
3
61300811821
5
6
7
8
CN9
1
2
4
5
6
7
8
R23 0
N.M.
R7
200k
0 R24
CN5
1
2
4
5
6
7
8
9
CN8
1
2
3
5
6
CN7
1 2
4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
23 24
25 26
27 28
31 32
33 34
35 36
D15
VDD E5V
D14
BOOT0 GND
AVDD U5V
NC/
GND
IOREF
D13
D12
RESET NRST
+3V3 D11
+5V
CC1_G4
D10 FLT_IN
GND GND
D9 GND
D6
DB_OUT
CC2_G0
A0
A1
D4
A2
AGND
A3
D2
A4
D1
A5
D15
NC/ D14
IOREF AVDD
RESET GND
+3V3 D13
+5V D12
GND D11
GND D10
VIN
D8
D7
A0
D5
A2
A3
D3
A4
A5
D1
D0
ADC_VBUS
VCC_OUT
FLT_IN
VCC_OUT
3
19
21
29
37
20
22
30
38
GND
VIN
A0
A2
A5
CC1_no_UCPD
CC2_no_UCPD
ADC_VBUS
R27
0
4
ESQ-119-24-T-D
A1
A2
A4
4
61300811821
61300811821
61300811821
3
D9
D6
3
ESQ-119-24-T-D
14
17 18
29
35
CN10
R22 0
UM2773
Hardware architecture
UM2773 - Rev 1
page 7/23