ST UM1472, Руководство пользователя

Страница: 19 / 38

STM32F4DISCOVERY Hardware and layout
Doc ID 022256 Rev 2 19/38
4.11 Solder bridges
Table 4. Solder bridges
Bridge State
(1)
Description
SB13,14 (X2 crystal)
(2)
OFF
X2, C14, C15, R24 and R25 provide a clock.
PH0, PH1 are disconnected from P2.
ON PH0, PH1 are connected to P2 (R24, R25 and R68 must not be fitted).
SB3,5,7,9 (Default) ON Reserved, do not modify.
SB2,4,6,8 (Reserved)
OFF
Reserved, do not modify.
SB15,16
(X3 crystal)
OFF
X3, C16, C27, R21 and R22 deliver a 32 KHz clock.
PC14, PC15 are not connected to P2.
ON PC14, PC15 are only connected to P2. Remove only R21, R22
SB1
(B2-RESET)
ON
B2 pushbutton is connected to the NRST pin of the STM32F407VGT6 MCU.
OFF B2 pushbutton is not connected the NRST pin of the STM32F407VGT6 MCU.
SB20
(B1-USER)
ON
B1 pushbutton is connected to PA0.
OFF B1 pushbutton is not connected to PA0.
SB17
(VDD powered from
3V)
OFF
VDD is not powered from 3V, depends on JP1 jumper.
ON VDD is permanently powered from 3V, JP1 jumper has no effect.
SB11 (NRST)
ON
NRST signal of the CN2 connector is connected to the NRST pin of the
STM32F407VGT6 MCU.
OFF
NRST signal of the CN2 connector is not connected to the NRST pin of the
STM32F407VGT6 MCU.
SB12 (SWO)
ON SWO signal of the CN2 connector is connected to PB3.
OFF SWO signal is not connected.
SB10 (STM_RST)
OFF No incidence on STM32F103C8T6 (ST-LINK/V2) NRST signal.
ON STM32F103C8T6 (ST-LINK/V2) NRST signal is connected to GND.
SB18 (BOOT0)
ON
BOOT0 signal of the STM32F407VGT6 MCU is held low through a 510 ohm pull-
down resistor.
OFF
BOOT0 signal of the STM32F407VGT6 MCU is held high through a 10 Kohm
pull-up resistor.
SB19 (BOOT1)
OFF
The BOOT1 signal of the STM32F407VGT6 MCU is held high through a
10 Kohm pull-up resistor.
ON
The BOOT1 signal of the STM32F407VGT6 MCU is held low through a 510 ohm
pull-down resistor.
1. Default SBx state is shown in bold.
2. SB13 and SB14 are OFF to allow the user to choose between MCO and X2 crystal for clock source.