Obsolete Product(s) - Obsolete Product(s)
I²C Bus Control Register Map
AN1290
60/62
STMicroelectronics Confidential
10
I²C Bus Control Register Map
The device slave address is 8C in write mode and 8D in read mode. The control register map is
given in
. The values in bold denote the default value at Power-On-Reset.
I²C-bus data in the adjustment register is buffered and internally applied with discharge of the
vertical oscillator (). In order to ensure compatibility with future devices, all “Reserved” bits should
be set to 0.
Table 5: I²C-bus Control Registers
Sad
D7
D6
D5
D4
D3
D2
D1
D0
Write Mode (Slave Address = 8C)
00
HDutySyncV
1: Synchro.
0: Asynchro.
HDUTY
Horizontal Duty Cycle
0
0
0
0
0
0
0
01
HPOS
Horizontal Position
1
0
0
0
0
0
0
0
02
HMoiréMode
1: Separated
0: Combined
HMOIRE
Horizontal Moiré Amplitude
0
0
0
0
0
0
0
03
B+SyncV
0: Asynchro.
BREF
B+reference
1
0
0
0
0
0
0
04
HDyCorTr
0: Not active
HVDC-HAMP
HVDyCor horizontal amplitude
1
0
0
0
0
0
0
05
HDyCorPh
1: Middle
0: Start
HVDC-HPH
HVDyCor horizontal phase
1
0
0
0
0
0
0
06
BOutPol
0: Type N
HVDC-VAMP
HVDyCor vertical amplitude
1
0
0
0
0
0
0
07
BOutPh
0: H-flyback
1: H-drive
VSIZE
Vertical Size
1
0
0
0
0
0
0
08
EWTrHFr
0: No tracking
VPOS
Vertical Position
1
0
0
0
0
0
0
09
Reserved
SCOR
S-correction
1
0
0
0
0
0
0
0A
Reserved
CCOR
C-correction
1
0
0
0
0
0
0
0B
Reserved
VMOIRE
Vertical Moiré Amplitude
0
0
0
0
0
0
0
0C
Reserved
PCC
Pin Cushion Correction
1
0
0
0
0
0
0
0D
Reserved
KEYST
Keystone Correction
1
0
0
0
0
0
0
0E
Reserved
TCC
Top Corner Correction
1
0
0
0
0
0
0
0F
Reserved
BCC
Bottom Corner Correction
1
0
0
0
0
0
0