DocID027916 Rev 2
9/79
UM1902
Hardware layout and configuration
78
5
Hardware layout and configuration
STM32746G-EVAL evaluation board is designed around the STM32F746NGH6 (216-pin
TFBGA package) MCU. The hardware block diagram
Figure 2: Hardware block diagram
illustrates the connection between STM32F746NGH6 MCU and peripherals (SDRAM,
SRAM, Nor Flash memory, QSPI Flash memory, Camera module, Color LCD, USB OTG
connectors, Motor control connector, USART, IrDA, Ethernet, Audio, CAN, RF-EEPROM,
microSD card and embedded ST-LINK/V2-1).
Figure 2. Hardware block diagram
1. The red circles show the I/O shared among the default functions and the camera or
the motor control connectors.
06Y9
06[[[[[9
670)1*+
9%DWWHU\
$XGLR'$&DQG
DPSOLILHU
57&
3+< (WKHUQHW
FRQQHFWRU
-7$*DQG7UDFH
FRQQHFWRU
'$3
93RZHU
6XSSO\
56'%
FRQQHFWRU
.+]&U\VWDO
9%$7
,5'$
67/,1.9
,&
86%FRQQHFWRU
6:DQG7UDFH
FRQQHFWRU
73,8
0RWRUFRQWURO
FRQQHFWRU
0,,
6$,
5)(
3520RU
$&3RQ
FRQQHFWRU
/&'
9*$/&'
,2BH[SDQGHU
-R\VWLFN7RXFK
VFUHHQ
0LFUR6'FDUG
&$1FRQQHFWRU
&$1
.H\:DNHXS
7DPSHUEXWWRQV
*3,2
3RWHQWLRPHWHU
$'&
6'00&
+63+< 86%
FRQQHFWRU
27*
125)ODVK
65$0
)0&
&DPHUD
FRQQHFWRU
'&0,
6'5$0
463,
)ODVK
63',)B5;
$XGLR,1
27*
)6
86%FRQQHFWRU
8$57
