![background image](http://html.mh-extra.com/html/sony/zs-d55/zs-d55_service-manual_1329703032.webp)
– 56 –
IC701 CXA1992BR
z
IC Block Diagrams (CD Section)
Charge
up
FEO
FEI
FDFCT
FGD
FLB
FE_O
FE -
SRCH
TGU
TG2
FSET
TE-
TA-O
SL+
SL-
SLO
ISET
VCC
VCC
LOCK
CLK
XLT
DATA
XRST
C. OUT
SENS1
SENS2
FOK
CC2
CC1
CB
CP
RFI
RFO
RF-M
RFTC
LD
PD
PD1
PD2
F. BIAS
F
E
EI
GND
TO
LPFI
TI
ATSC
TZC
VC
FZC
TM2
VEE
VEE
TM3
TM5
TM4
TM6
VCC
VCC
TM7
ISET
TTL
↓
IIL
IIL
↓
TTL
IIL
↓
TTL
IIL DATA REGISTER,
INPUT SHIFT REGISTER,
ADDRESS DECODER,
SENS SELECTOR,
OUTPUT DECODER
DFCTO IFB1-6
BAL1-4
TOG1-4
FS1-4
TG1-2
TM1-7 PS1-4
FOH
FOL
TGH
TGL
BALH
BALL
ATSC
TZC
FZC
FSET
TG2
VEE
VCC
FS1
FS2
FOCUS
PHASE COMPENSATION
DFCT
FS4
TRACKING
PHASE COMPENSATION
TG1
TM1
DFCT
FZC COMP.
VEE
VCC
VCC
TDFCT
TZC COMP.
ATSC
WINDOW
COMP.
E-F BALANCE
WINDOW COMP.
TRK. GAIN
WINDOW COMP.
FO. BIAS
WINDOW
COMP.
VEE
TGFL
TOG1
TOG2
TOG3
TOG4
BAL1
BAL2
BAL3
BAL4
IFB1
IFB2
IFB3
IFB4
IFB5
IFB6
FE AMP
VEE
E IV AMP
F IV AMP
VCC
APC
VCC
VEE
LASER POWER CONTROL
VEE
PD1 IV
AMP
PD2 IV
AMP
RF
SUMMING
AMP
VCC
VEE
VEE
LEVEL S VEE
MIRR
VCC
DFCT
FOK
VCC
LDON
LPCL
LPC
TGFL
MIRR
DFCT1
CC1
1
2
3
4
5
6
7
8
9
10
11
12
13
26
39
40
41
42
43
44
45
46
47
48
49
50
51
52
38
37
36
35
34
33
32
31
30
29
28
27
24
24
23
22
21
20
19
18
17
16
15
14