Sony TA-VA80ES, Руководство по обслуживанию

Страница: 34 / 66

– 65 – – 66 –
• IC Block Diagrams
IC101 TD62C950RF (DISPLAY BOARD)
IC140 BA6208 (BAL (A) BOARD)
IC3104 CXD8681M-TP (DIGITAL BOARD) IC3108, 3407 TC74HC393AF-TP1
(DIGITAL BOARD)
IC3311 CXD8521M (DIGITAL BOARD) IC3313 TC74HC151AF-TP1
(DIGITAL BOARD)
IC3401, 3402, 3403 CXD8505BQ (DIGITAL BOARD)
IC3409 TC5081AP (DIGITAL BOARD)
Q D
ST
ST
Q
D
CK
D Q
Q
D
CK
24
25
23
22
21
26
27
28
36
40
39
38
37
35
34
33
32
31
1
20
29
60
41
30
OUT1
OUT20
H V
CC
P GND
L GND
CL
NC
STB
NC
NC
S IN
V DD
OUT40
OUT21
H V CC
P GND
L GND
NC
CHG
NC
CK
NC
S OUT
V DD
VREF- 2
VCOML 3
AINL+ 4
VOLTAGE
REFERENCE
DELTA-SIGMA
MODULATOR
DECIMATOR
CONTROLLER
VOLTAGE
REFERENCE
DECIMATION
FILTER
CALIBRATION
SRAM
SERIAL OUTPUT
INTERFACE
DELTA-SIGMA
MODULATOR
VREF+ 1
AINL- 5
ZCAL 6
VD 7
DGND 8
CAL 9
RST 10
SMODE 2 11
SMODE 1 12
LRCK 13
SCLK 14
VREF-
27
VCOMR 26
AINR+
25
VREF+
AINR- 24
VA
23
AGND 22
BGND 21
TEST 20
SEL24 19
CMODE
18
MCLK 17
FSYNC 16
SDATA 15
28
1
2
3
4
5
6
7
8
9
10
16
15
14
13 12
11
MICOM
INTERFACE
TIMING
MUTE
OUTPUT
LOCK ERROR
DET
DATA
DEMODURATE
INPUT
SECTION
PLL
C BIT
DET
SUB-Q
DET
TEST
17
18
19
20
21
22
23
24
TST2
SCLK/CL
XLAT/CE
SWDT/DI
SRDT/DO
DQSY/LD
CKOUT
FS128
BCK
LRCK
DATAOUT
ERROR
DIN1
DIN2
E/DOUT
VDD
R
VIN
VCO
GND
CKSEL
XMODE
AVOCK
TST1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
D3 D2
D1
D0
Y
W
S C
D4
D5
D6
D7
A
B
D3
D2
D1
D0
Y
XY
OE
GND
V
CC
D4
D5
D6
D7
A
B
C
32 31 30 29 28 27 26 25 24 23 22 21 20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
34
33
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52 53 54 55 56 57 58 59 60 61 62 63 64
PLM
PLM
CLOCK
GENERATOR
TIMING
CIRCUIT
S/P
MODE
"O" DETECT
MUTE
CIRCUIT
ATT FIR1
FIR2 FIR3
L. I. P.
(x 8)
IIR
ATT FIR1
IIR
3RD ORDER
NOISE
SHAPER
FIR2 FIR3
L. I. P.
(x 8)
3RD ORDER
NOISE
SHAPER
AC, DC
DITHER
SYSM
ATT
SHIFT
LATCH
XINT
XDCK
XLRCK
DATA1
VSUD(D)R
DF VSS
VSUB(D)L
INAF
512FS0
256FS0
128FS0
I NV1
I NV01
I NV02
MUTE R
VSS2
R2(+)
VSS
R2(-)
VDD
VDD2
VSUB(A)R
XVSS
XVSS
X IN
X OUT
XVDD
VSUB(A)L
VDD2
VDD
L2(-)
L2(+)
VSS
VSS2
XSEL SPLM DFVDD1 DVDDR VSUB(D)R VSUB(C)R VDD2 VDD R1(-) VSS R1(+) VSS2 201x16
MUTE L
TEST 1 TEST 2
DFVDD2
DV DDL
VSUB(D)L VSUB(C)L
VDD2
VDD
L1(-)
L1(+)
VSS
VSS2
1 2 3 4 5 6 7 8 9
PHASE
COMPARATOR
AOUT
AIN
PDOUT
PHASE OUT
VDD
N. C.
S
R
GND
1 2 3 4 5 6 7 8 9
NC
OUTPUT 2
Vcc
GND
NC
INPUT 2
INPUT 1
NC
MOTOR
DRIVE
MOTOR
DRIVE
REG
SWITCH
SWITCH
OUTPUT1
14 13 12 11 10 9 8
1 2 3 4 5 6 7
Q
A
Q
B
Q
C
Q
D
A
CLEAR
VCC
Q
A
Q
B
Q
C
Q
D
A
CLEAR
GND