Sony STR-DE715 - Fm Stereo/fm-am Receiver, Руководство по обслуживанию

Страница: 168 / 260

128
STR-DA4300ES
DSP BOARD IC5202 ADSST-AVR-1131 (DSP2)
Pin No. Pin Name I/O Description
A1
CLKCFG0 I Clock frequency setting terminal
A2
XTAL O System clock output terminal (25 MHz)
A3 TMS - Not used
A4
TCK - Not used
A5
TDI - Not used
A6 CLKOUT - Not used
A7
TDO - Not used
A8
EMU - Not used
A9
MOSI I/O
When DSP2 is master: Serial data output to the serial flash
When DSP2 is slave: Serial data input from the DSP controller
A10
MISO I/O
When DSP2 is master: Serial data input from the serial flash
When DSP2 is slave: Serial data output to the DSP controller
A11
SPIDS I Serial data latch pulse signal input from the DSP controller
A12 VDDINT - Power supply terminal (+1.2V)
A13, A14
GND - Ground terminal
B1
CLKCFG1 I Clock frequency setting terminal
B2 GND - Ground terminal
B3
VDDEXT - Power supply terminal (+3.3V)
B4
CLKIN I System clock input terminal (25 MHz)
B5 TRST - Not used
B6
AVSS - Ground terminal
B7
AVDD - Power supply terminal (+1.2V)
B8 VDDEXT - Power supply terminal (+3.3V)
B9
SPICLK I/O
When DSP2 is master: Serial data transfer clock signal input from the DSP controller
When DSP2 is slave: Serial data transfer clock signal output to the serial flash
B10
RESET I Reset signal input from the DSP controller "L": reset
B11 VDDINT - Power supply terminal (+1.2V)
B12 to B14
GND - Ground terminal
C1, C2
BOOTCFG1,
BOOTCFG0
I Boot mode setting signal input from the DSP controller
C3, C12,
C13
GND - Ground terminal
C14, D1
VDDINT - Power supply terminal (+1.2V)
D2, D4 to
D6, D9 to
D11, D13
GND - Ground terminal
D14, E1
VDDINT - Power supply terminal (+1.2V)
E2, E4 to
E6, E9 to
E11, E13
GND - Ground terminal
E14
SF2_DSP2_CE O Chip enable signal output to the serial flash
F1
FLAG1 I
Audio muting control signal input from the digital audio interface receiver, video system controller
or HDMI receiver
F2
FLAG0 O Interrupt request signal output to the DSP controller
F4 to F6,
F9 to F11
GND - Ground terminal
F13 P_ERROR I PLL lock error signal and data error flag input from the DSP1