
– 72 –
IC256, 257
SN74HC595ANS
IC301
AK4520A-VF-E2
1
2
3
4
5
6
7
8
9
10
16
15
14
13
12
11
SHIFT REGISTER
LATCH
PARALLEL DATA
OUTPUT
GND
VCC
LATCH
CLOCK
PARALLEL DATA
OUTPUT
SERIAL DATA
INPUT
OUTPUT
ENABLE
SHIFT
CLOCK
SERIAL DATA
OUTPUT
RESET
QB
QC
QD
QE
QF
QG
QH
SQH
A
QA
∆Σ
MODULATOR
8
×
INTERPOLATOR
COMMON
VOLTAGE
CLOCK
DIVIDER
SERIAL I/O
INTERFACE
LPF
∆Σ
MODULATOR
∆Σ
MODULATOR
∆Σ
MODULATOR
8
×
INTERPOLATOR
DECIMATION
FILTER
DECIMATION
FILTER
LPF
16
15
17
18
19
20
21
22
23
24
25
26
27
28
1 2
3
4
5 6
7
8
9 10
14
13
12
11
VCOM
AOUTR
AOUTL
CMODE
PWAD
PWDA
DGND
VD
TST1
TST2
TST3
DEM1
DEM0
MCLK
SDTO
SDTI
SCLK
LRCK
DIF1
DIF0
AGND
VA
AINL–
AINL+
AINR–
VREFH
AINR+
VREFL
IC311
CXA8054M
IC401
LC89051V-TLM
20
VREF
AINR+
AINR–
OUTR
VREFR
OUTR–
OUTR+
AVDD
VREF
AVSS
AINL+
AINL–
OUTL
VREFL
OUTL–
OUTL+
11
19
18
17
16
15
14
13
12
1
10
2
3
4
5
6
7
8
9
+
–
+
+
–
–
+
–
1
2
3
4
5
6
7
8
9
10
16
15
14
13
12
11
MICOM
INTERFACE
TIMING
MUTE
OUTPUT
LOCK ERROR
DET
DATA
DEMODURATE
INPUT
SECTION
PLL
C BIT
DET
SUB-Q
DET
TEST
17
18
19
20
21
22
23
24
TST2
SCLK/CL
XLAT/CE
SWDT/DI
SRDT/DO
DQSY/LD
CKOUT
FS128
BCK
LRCK
DATAOUT
ERROR
DIN1
DIN2
E/DOUT
VDD
R
VIN
VCO
GND
CKSEL
XMODE
AVOCK
TST1